

AD-A114 029

ROYAL AIRCRAFT ESTABLISHMENT FARNBOROUGH (ENGLAND)

F/6 9/2

AN IMPLEMENTATION OF MIL-STD-1750 AIRBORNE COMPUTER INSTRUCTION--ETC(U)

MAY 81 S J SHRIMPSON

UNCLASSIFIED


RAE-FS-403

DRIC-BR-80502

NL

1-2

4-4000



AD A114029

R O Y A L   A I R C R A F T   E S T A B L I S H M E N T

Technical Memorandum FS 403

Received for printing 1 May 1981

AN IMPLEMENTATION OF MIL-STD-1750 AIRBORNE COMPUTER  
INSTRUCTION SET ARCHITECTURE

by

S. J. Shrimpton

S U M M A R Y

This Memorandum describes the design of a processor implementing the Mil-Std-1750 Airborne Computer Instruction Set Architecture, using Advanced Micro Devices 2901 bit-slice microprocessor devices. The aspects of the hardware design and microcode specific to Mil-Std-1750 are discussed and reviewed in the light of the experience gained. A full listing of the AMD 'AMDASM' micro assembler definition file and microcode source text is included, together with full hardware documentation.



Copyright  
©  
Controller HMSO London  
1981

Accession For	
NTIS GRA&I	<input checked="checked" type="checkbox"/>
DTIC TAB	<input type="checkbox"/>
Unannounced	<input type="checkbox"/>
Justification	
By	
Distribution/	
Availability Codes	
Dist	Avail and/or Special
A	

LIST OF CONTENTS

	<u>Page</u>
1 INTRODUCTION	3
1.1 The Mil-Std-1750 standardisation exercise	3
1.2 RAE/FS5 implementation programme	3
1.3 Current status	4
2 SYSTEM DESIGN PHILOSOPHY	4
2.1 Hardware design	4
2.2 Microcode word definition	8
2.3 Firmware design	8
3 DESIGN REVIEW	9
3.1 Instruction decode features	9
3.2 Arithmetic operations	10
3.3 Microcode word formatting	11
3.4 Interrupt system	11
4 CONCLUDING REMARKS	12
Appendix A Central processor hardware description	13
Appendix B Hardware/microcode interface definition	29
Appendix C AMD 'AMDASM' definition file	37
Appendix D Microcode source text	45
References	120
Illustrations	Figures 1-29
Report documentation page	inside back cover

## 1 INTRODUCTION

### 1.1 The Mil-Std-1750 standardisation exercise

Mil-Std-1750, the current version of which is Mil-Std-1750A<sup>1</sup>, is an Airborne Computer Instruction Set Architecture standard published by USAF and intended to be applicable to all avionics applications with a few exceptions. Recognised examples of such exceptions are those cases where a very specialised architecture is required such as, for example, in signal processing, and those cases where a single chip microprocessor can fulfil the computing requirement. The need for computer standardisation is well established and need not be set out here.

The approach to standardisation implied by Mil-Std-1750 carries with it several advantages in that it is an instruction set standard rather than a computer standard. This makes it technology independent since it may be implemented using currently available devices to performance specifications defined by the project. The instruction set itself is not proprietary to any private company, being freely available for general use and is thus vendor independent.

The approach taken by USAF in publishing 1750 seems to be similarly enlightened in that the participation of all defence contractors has been actively sought and a mechanism in the form of a User Group has been established to enable input from these companies to materially effect the development of Mil-Std-1750. Indeed, changes to Mil-Std-1750 put forward by participants in the User Group and accepted by the group in a democratic manner have been agreed by the USAF Instruction Set Architecture Control Board and represent the differences between the original 1750 and 1750A.

RAE together with British Industry have been invited to participate in the User Group and RAE has also been invited to sit on the USAF Control Board. This participation is described in an RAE Technical Memorandum<sup>2</sup> which discussed the potential impact 1750 could have on domestic standardisation policies. It is also felt that 1750 represents a useful starting point for standardisation debates in NATO and ASCC.

### 1.2 RAE/FS5 implementation programme

The practical work on implementing 1750, described in this Memorandum, has been undertaken by RAE in view of the importance of 1750 both as a standard for possible adoption in the UK and also because of its relevance to British Avionic Companies wishing to bid into the American defence market. The objectives of RAE's work can be summarised as follows:

(i) To gain an appreciation of the features of 1750 from the point of view of implementation and thus to establish a base of specific expertise which will make subsequent implementation by private industry a lower risk enterprise.

(ii) To investigate the areas of computer architecture that remain undefined by 1750, such as internal bus structures and input/output mechanisms, and to assess the relevance of such features in standardisation policy.

(iii) To investigate airborne computer architecture in general and look towards the development of advanced system architectures and bus systems for application to more distant projects.

(iv) To gain general experience in microprogrammed systems and assess their applicability within the wider avionic system to fulfil such intelligent functions as, for example, Mil-Std-1553B data bus control.

This Memorandum describes the development of what is hopefully the first in a range of Mil-Std-1750 computers and which is referred to as the Mk 1 processor. This processor is constructed using AMD 2900 series bit-slice devices<sup>3</sup> and exists at present in the form of a development rig constructed around a 'System 29'<sup>4</sup> development system marketed by Advanced Micro Computers specifically for microprogram development. This is referred to as the Mk 1A rig.

### 1.3 Current status

The publication of this Memorandum has been unavoidably delayed by circumstances beyond the control of the author who has since left RAE. The continued monitoring of Mil-Std-1750A has led to the development of a single-card Mk 2 processor with considerable enhancement to the Mk 1A design described herein. This work will be reported in due course by Mr D.K. Marshall, Flight Systems Division 5.

## 2 SYSTEM DESIGN PHILOSOPHY

### 2.1 Hardware design

The design of an efficient mechanism for implementing an instruction set such as 1750 is almost certain to be an iterative process, starting with the design of a system based on an 'Educated Guess' as to the necessary hardware facilities. Having defined a starting point in terms of hardware and microcode field definitions, the exercise would proceed with the writing of some of the critical areas of microcode, such as the machine instruction fetch cycle and the more commonly used machine instruction implementation sequences. This would result in an understanding of where inadequacies are present and where the hardware design needed to be modified to enable the performance goals to be reached.

In the case of the implementation described in this document however, it was felt that the achievement of a successful, although perhaps inefficient, implementation at an early date was highly desirable in order to provide a facility for the testing of software written for 1750.

In view of this, it was decided to proceed with construction of the hardware and commissioning of a laboratory rig at an early stage and also develop microcode to a full 1750 implementation. Both of these phases of the project represent considerable effort although the use of the 'System 29' development system greatly reduced the manpower investment in the microcode development. For example, at the present time microcode exists to implement all but the double precision and floating point sections of the instruction set. The manpower investment to write this code, implementing actually about 60% of the instruction set, was probably little more than two man months.

The rest of this section will discuss the decisions that were made during the design of the system. The next section will critically examine the design in the light

of further experience, particularly after writing microcode, and identify areas of possible improvement.

At an early stage in the design of the system, decisions were necessary regarding which of the defined 1750 operations would be implemented mainly in microcode and which in hardware. In order to reduce the hardware development time it was decided that the system functions would be implemented mainly by microcode operating in hardware designed to be as versatile as possible. This was felt to be a wise decision in view of the partially undefined state of 1750 at that time. For example, no dedicated floating point hardware was designed into the system, a coded approach being preferred in view of the particular uncertainty of floating point format. For similar reasons, the input/output (I/O) instructions were all code implemented including the interpretation by the machine of the I/O command.

On the other hand, it was decided that it would be impractical for the majority of instructions to implement the selection of registers by code. Dedicated logic was therefore included to unpack the appropriate fields from the instruction register and present them to the 2901 array to address the registers. Also, for efficiency reasons, it was decided to include a mapping PROM to decode the basic 8-bit 1750 opcode and generate a microcode start address. Such an approach combines both versatility and speed.

The handling of opcode extensions (including the I/O command) represented a slight problem since the mapping PROM would have to have been unacceptably deep to accommodate them and the uncertainty in the definition of the I/O command made dedicated logic undesirable. Eventually, the problem was resolved in a way which resulted in reduced performance in these areas of the instruction set but maintained versatility. The method was to use the 'OR' inputs of the 2909 microprogram sequencer to modify a jump address according to a 4-bit field taken from the same unpack logic that selects registers. It was therefore possible to select either of the two defined opcode extension fields of the instruction and also, by shifting and loading of the I/O command into the instruction register to select any of its 4-bit fields.

Turning now to the arithmetic facilities of the machine, it was decided to implement the 16 defined registers in 1750 as the 16 registers internal to the 2901. This meant that register to register operations could be carried out in one micro-instruction. It also meant that those instructions involving a derived operand and a register, with the result to be left in a register, could be accommodated in one cycle provided the derived operand was available at the 'D' input to the 2901.

The need for additional registers was recognised early in the design to fulfill such functions as holding derived operands and providing microcode working space for complex operations. An array of four 29705  $16 \times 4$  register file devices was therefore included which provided ample space for such purposes. These are referred to as external registers and numbered ERO to ER15. The registers internal to the 2901 chips are referred to as internal registers and are numbered IRO to IR15.

The availability now of spare registers prompted the placing of the machine instruction counter in the external register file as ERO. Also, ER1 and ER2 were

allocated to holding the first and second words of the current machine instruction, ER3 was allocated as the fault register and ER4 was specified as a 'State' register holding bits available only to the microcode and indicating various hardware conditions. ER5, 6 and 7 were specified as holding the first, second and third word respectively of a one, two or three word derived operand. ER8, 9, 10 and 11 were designated as microprogram work space and ER15 was designated for use as a holding register for the interrupt mask.

The bus structure within the Central Processor came about as a result of the desirability of being able to take data from a register within the external file, operate on it within the arithmetic logic unit (ALU) and return it to the same register. This function enables an operation between a 1750 register and a derived operand with the result left in the derived operand, to be carried out in one micro-instruction. Two buses were therefore defined: the A-bus and the D-bus. Only the external register file can drive the A-bus which is used to carry the address when accessing a memory-like device external to the CPU. The D-bus can be driven by a number of devices including the external register file, the 2901 array and the memory data register and is used to carry data when accessing a device on the memory bus.

This brings us to a discussion of the memory/IO bus itself which was specified as a standard interface between the 1750 processor and the rest of the computer system. It was recognised that the 1750 processor should be a versatile device for inclusion within a larger processing system, involving perhaps, other processors, memory systems and intelligent I/O controllers. It was felt, however that it would be inappropriate to choose a multiplex, multi-source, multi-sink parallel bus as the basic interface to the 1750 processor. It was felt that such an approach would make the processor both complicated and inflexible.

Rather, a bus was specified with separate address and data lines, with a simple handshake protocol intended for the exclusive use of the processor. Such a bus, it was felt, would act as a standard interface allowing processor development to go ahead in the absence of any definite multiplex bus policy, whilst leaving the way clear for the processor to be coupled to a multiplex bus via a specialised linker unit.

The memory for the processor was defined with multiple access ports, each conforming to the specification of the processor bus and prioritised by hardware within the memory. This gave another mechanism by which multiple processors could be linked, via common memory block.

When considering the implementation of the status register defined within 1750, it was felt that the AMD 2904, while not ideal for the job, did handle the shift linkage of the ALU neatly and offered the usual benefits of large-scale integration (LSI). Both the 4-bit micro-status register and the 4-bit machine status register are loadable from the D-bus, each other and the 2901 status outputs. Some logic was included on the 2901 outputs to provide the carry, negative, positive and zero status bits defined within 1750. Additional micro-status bits (*viz* most sig byte = 0, least sig byte = 0, overflow and carry) are held within an auxilliary micro-status register. The carry-in multiplexer



within the 2904 is used to select the carry input to the 2901 array. The signals logic 0, logic 1, aux, carry, machine carry and micro carry are available for selection.

The outputs of the auxiliary status register and the output of the test condition multiplexer within the 2904 are available as test conditions for the microprogram sequencer.

The rest of the bits of the status register defined in 1750 are implemented by three AM 2918 devices which are loadable from and may drive onto the D-bus.

Other devices which may drive the D-bus are the fault flag register, the data insertion driver which allows constants from microcode to be inserted as data, the status registers within the machine and micro-interrupt units and the mask registers within the same units.

The interrupt system is arranged on two levels, the micro-interrupt system and the machine interrupt system. When a micro-interrupt is generated, a test condition available to the microprogram sequencer is taken low. This can be tested at a suitable point within the microcode and a conditional jump to a service sequence executed. The micro-interrupts produce a vector that is used as the next microprogram address in a jump vector operation. A vector jump is thus used in the microprogram to go to the appropriate microprogram sequence for each micro-interrupt. At present, micro-interrupts are allocated as follows:

- Level 0 Spare
- Level 1 Machine Interrupt Request (lowest priority group)
- Level 2 Machine Interrupt Request (highest priority group)
- Level 3 Fault Flag Interrupt
- Level 4 Spare
- Level 5 CPU Control Panel Service Request
- Level 6 Spare
- Level 7 Spare.

It can thus be seen that the machine interrupts are divided into two groups each of which provide a micro-interrupt. The 16 machine interrupts are implemented by two 2914 devices, each handling a group of 8. The vectors from these units are available to drive onto the D-bus so that the different actions for each are implemented by firmware rather than hardware. This decision was made because the action for each of the machine interrupts is the same, with the exception of the address at which the present status is stored and the address from which the new status is fetched. It would thus have been extravagant in code to have hardware vectoring to a different sequence in each case.

An additional hardware vectoring mechanism is provided to differentiate between CPU control panel service requests from the 12 push buttons.

The fault interrupt is the OR of all the bits in the fault flag register and enables a code routine to set the appropriate bit in the fault register (ER3) and generate a machine interrupt at the level defined for machine error. Because the fault register is firmware maintained, faults can be set by the microcode which do not involve the fault micro-interrupt.

To generate machine interrupts internally, there is a facility for the data on the D-bus to drive the machine interrupt inputs via an open collector 'Machine Interrupt Bus'.

## 2.2 Microcode word definition

The microcode word length was chosen as 64 bits which was the longest that could be accommodated using the writable control store that was available. The fields within the word are described in detail in Appendix B and it can be seen that there is considerable sharing of bits between fields. In Appendix B there is a qualifying condition specified for each field interpretation for a group of bits. The qualifying condition must be true before the field contents will have the effects described, thus enabling the bit positions to be shared. For example, the data insertion field is shared with the branch address field and thus a jump to the branch address cannot be carried out at the same time as an arithmetic operation involving the use of a constant from microcode (unless the constant happens to be the same as the branch address, which is very unlikely).

The decisions as to which fields share bits are perhaps some of the most important that have to be made, since the speed of the code is very dependent on which operations can be done in parallel. In the processor described here, no iterations in design were performed in this respect. In other words, experience in writing sections of code was not used to redesign the formatting of the microcode word. As a result, there are a number of fairly glaring deficiencies which give rise to longer code than might perhaps be obtainable with reformatting. It is perhaps doubtful however, if much improvement can be obtained without redesigning parts of the hardware to make control fields shorter or increasing the length of the microcode word. This will be discussed more fully in section 3.

## 2.3 Firmware design

The aims in writing the firmware (used in this Memorandum to mean microcode) were both to achieve minimum depth (total number of micro-instructions) and minimum number of micro-instructions per machine instruction. The second of these criteria is clearly the most important as far as performance is concerned and the first is important to reduce chip count. In addition, it was thought to be important to make the firmware as structured as possible, in order to make it readily understandable and easily changeable. It should be realised however, that along with these requirements came the constraints imposed by limited programmer resources and the desire for early operation of the system.

Once the hardware has been designed, the microprogrammer is working within constraints. Any deficiencies in the design may cause gross inefficiency in the final complete product in spite of the efforts of the microprogrammer. In the hardware described here there turned out to be a number of defects, but programming technique was still important to achieve the best possible performance within the hardware constraints.

One technique that the microprogrammer has at his disposal is the use of sub-routines. These are instrumental, as in machine code, in reducing depth of code and programmer time. The 2909 microprogram sequencer does not allow nesting to greater than four deep which is a definite constraint on the use of subroutines. Also, the subroutine

call may involve an additional micro-instruction if the call cannot be paralleled with another essential operation. In a sequence involving a small number of micro-instructions the extra one has a significant effect on performance.

Each case must therefore be considered on its merits, taking into account such factors as how much code can be saved, the time penalty involved by the call in the particular instruction and the weighting of that instruction in the mix used to calculate performance. In no way, for example, would one consider putting a subroutine call in an instruction fetch sequence if that call resulted in an additional micro-instruction.

In the 1750 processor the whole of the instruction implementation routines formed a single subroutine. This had the advantage that conditional return statements could be used extensively which did not require the use of the branch address field in the micro-instruction, thus freeing it for use by other fields. Also, the implementation subroutine (execute, as it is called) could be called either from the running state of the machine, or from the halted state via the control panel initiated 'Single Step' function.

The other area in which subroutines were used extensively is the operand fetch sections of the code. Here there was a very distinct advantage since these operations are common to so many instruction implementation sequences.

Turning to structuring, it may be said that to some extent the microcode has intrinsic structure since the route will always be from instruction fetch to one of the instruction execute routines, then back to fetch with perhaps a branch to an interrupt service sequence. The code for the 1750 Mk 1A processor divides naturally into two parts, the instruction implementation sequences and the machine service functions. The machine service functions comprise those functions concerned with the basic machine cycle such as instruction fetch, interrupt service, control panel service, stop, start, single step, etc. The implementation sequences, on the other hand comprise those areas of code that are specific to the implementation of each instruction. A third group perhaps may be defined as the operand fetch routines, although these are called only from the implementation sequences.

### 3 DESIGN REVIEW

#### 3.1 Instruction decode features

On the whole it is felt that the method of decoding machine level instructions chosen, has worked fairly well and has resulted in a reasonably quick instruction decode. Of course, the method used to accommodate opcode extensions results in an extra two micro-instructions which reduces the speed of these machine instructions. It is mainly base relative indexed and immediate operand instructions that fall into this group and if higher performance for these were required, additional hardware would need to be added to accomplish the decode in a more efficient manner.

The most blatant example of inefficient decoding in the system is clearly the I/O operation commands, where each 4-bit field in the 16-bit command has to be handled separately. Clearly some additional thought is needed to tidy up this situation now that the I/O commands are standardised.

Other parts of the instruction that require handling are the register select fields, the bit select fields, the shift place number fields and the relative branch addresses. These will now be discussed.

On the whole, the register select method was successful although it would have been useful to be able to address all of the registers directly from microcode rather than just the bottom three. In particular it was often required that the stack pointer (R15) be addressed directly from microcode and it was necessary to load the appropriate bit pattern into the instruction register each time this was required. Often it was then necessary to reload the instruction, the whole procedure requiring two extra micro-instructions.

The decoding of the bit position indicator field for single bit operations was particularly inefficient since it required the generation of a bit mask from the 4-bit field. This was done by loading the field into a register, then shifting a mask and decrementing the value of the field until zero was reached. An obvious improvement would be to add a hardware 4 to 16 decoder which would enable this operation to be performed in one micro-instruction.

In order to accomplish multiple shifts using the 4-bit shift place number field, it was necessary to load the field into a register and carry out a shift and decrement sequence, each operation taking two micro-instructions. If the architecture had allowed the loading of the counter in the micro-sequence section from the D-bus, the shift and decrement operation could have been accomplished in one micro-instruction. A further improvement might be to include a multiple shifter programmable from a 4-bit field.

Some difficulty was experienced in sign extending the 8-bit relative address in branch instructions and this turned out to be rather inefficient; some further hardware might make an improvement.

### 3.2 Arithmetic operations

The single precision Add and Subtract functions were quite straightforward to implement but Multiply involved two micro-instructions for each shift and Add operation. This was because an extra micro-instruction was required to test the least significant bit (LSB). The amount of logic required to carry out the conditional shift or shift and add dependent on the value of the LSB would be quite small, requiring simply an ALU function defined in the appropriate field of the microcode word that would cause the 2901 function control to be dependent on the LSB in the correct way. Similarly logic could be included to reduce the number of micro-instructions required on each cycle of the divide routine.

The AM 2903 presents an attractive way of achieving these aims while also introducing some further useful features such as dual input ports. This latter feature would enable the internal bus system to be configured somewhat differently to enable operations to be performed between two external registers directly. This, in effect gives the external registers the same status as those internal to the bit-slice chip. This would save such time consuming adjustments as placing words from scratch registers temporarily in internal registers in order to use the ALU shifter.

The setting of the status bits and the determination of overflow status required extra micro-instructions in the case of double length operations. Again some micro-programmable hardware to determine how the lines from the ALU generate the status bits would possibly solve the problem.

Although at the present time, the double precision and floating point operations in 1750 have not been implemented, it is apparent that the code to carry them out will be long. This is because of the need to handle the two halves of the operands separately. In the case of the floating point operands, the exponent will need to be masked off and treated separately. The extended precision floating point will require the mantissa to be split into three, and each section, plus the exponent, handled separately. Clearly to make these operations fast, dedicated floating point hardware is required although some improvement would be apparent if the ALU were extended to 32-bits.

### 3.3 Microcode word formatting

As stated, the choice of a microcode word length of 64 bits was dictated initially by the width of the writable control store available, and it was soon discovered that considerable sharing of bit fields within the word would have to take place in order to accommodate all the control fields required. The problems that subsequently arose were mainly because of the necessity to share various status register control fields (required by the 2904) with the condition select field and the branch address field. This resulted in extra micro-instructions in many places throughout the code. The problem was further compounded by the necessity to share the same field with the data insertion field. This meant that one could not do arithmetic operations with a constant from code at the same time as a branch instruction involving a pipeline address. Neither was it possible to control the status register and shift linkage when the data insertion field was used.

The sharing of the branch address with the 2904 control field also meant that the condition multiplexer within the 2904 could not be used to select the condition for a conditional branch involving a pipeline address. Conditional return and conditional test end-of-loop operations, defined by the 29811 could, however, be carried out. This state of affairs led to the use of the auxiliary status register bits to determine many conditional branches.

This problem can only really be overcome either by simplifying the status register control, perhaps not using the 2904, or by increasing the width of the microcode word. Perhaps the 2904 is not very suitable for the implementation of the 1750 status register.

### 3.4 Interrupt system

The machine interrupt system, being implemented using 2914 has several shortcomings that have arisen as a result of changes to the 1750 standard due to User Group activity.

The first is the need to be able to load and read the pending interrupt register. Originally, the interrupt lines were connected directly to the 2914 interrupt inputs. However when the requirement to load from code arose, an open collector bus was added at these inputs which could be driven either from devices requesting interrupts or from the D-bus via open collector buffers which would be enabled when a particular bit in the auxiliary clock field was set.

There is no clear way of reading the pending interrupt register from software and this currently remains unimplemented.

Another problem arose because of the requirement not to be able to disable the power down interrupt. 2914 provides interrupt disable facilities but these could not be used since they disable all interrupts. Instead, a dummy interrupt mask was loaded which masked all but power down, the real interrupt mask being stored in one of the 29705 registers. It was necessary therefore, in all instructions referencing the interrupt mask, and in the servicing of interrupts, to test whether the machine was in the enabled or disabled state before carrying out changes to the interrupt mask.

The interrupt system thus became more complicated both in terms of hardware and microcode and the use of the 2914 in the circuit should, perhaps now be questioned.

#### 4 CONCLUDING REMARKS

On the whole it is felt that the work described here has achieved what was planned, that is, to arrive at a working 1750 processor and gain experience on the way. The comments made in section 3 indicate how the use of the various bit slice devices and support chips in the 2900 series has led to a greater understanding of their capabilities and most suitable areas of application.

Of course, bit slice technology is a developing field and new devices are constantly appearing in manufacturers' literature. It is felt that great benefit would accrue from undertaking a complete redesign of the system in the light of experience and making use of the latest developments.

For example, the comments regarding AM 2903, made in the previous section make this a likely contender for inclusion in the design. Also the use of PLA devices to implement some of the MSI logic should be considered along with the use of higher density PROMs for the storage of microcode.

Clearly this represents a major piece of development, a simpler task is the re-partitioning of the present hardware onto perhaps 5U circuit boards to form a self-contained unit, independent of the System 29 Development Rig. It is hoped that this will be carried out in the near future.

## Appendix A

### CENTRAL PROCESSOR HARDWARE DESCRIPTION

#### A.1 General description

The Mil-Std-1750 Mk 1A processor occupies two System 29 prototyping boards which slot into the 'User Prototype' area of the System 29 development system.

The two prototype boards are designated CPU board 1 and CPU board 2. CPU board 1 contains the arithmetic unit and general registers, the memory and I/O control logic, the interrupt system and the CPU control box push button implementation logic.

CPU board 2 contains the computer control unit that is responsible for providing during each micro-cycle, the microcode word whose individual bits control all the other sections of the processor. The computer control unit incorporates a microcode sequencer that provides, on each micro-instruction a 12-bit address which is applied to the microcode PROM to derive the 64-bit wide micro-instruction. On CPU board 2 is accommodated 2K words of RAM, 64-bits wide, but the micro-address is available at a connector on this board so that additional PROM or WCS may be connected and control the machine. This facility may be used either to extend the facilities of the machine by writing additional code or during development of the basic 1750 implementation code.

The Mk 1A rig actually uses an AMD writable control store for this purpose, the microcode word passing through an additional board, the pipeline board, before driving onto the micro-instruction bus.

In addition to the micro-sequencer and PROM, CPU board 2 also contains some driver and latches which interface with the CPU control box.

#### A.2 Central processor board 1

##### A.2.1 Arithmetic section

##### A.2.1.1 Bus structure

The arithmetic section is built around a two bus architecture, one being used as the address bus in memory operations and the other being used to carry data. Within the CPU these buses will be referred to as the A-bus and D-bus respectively. Many of the ICs within the CPU can supply data onto the D-bus but only the AM 29705 register file can supply data onto the A-bus, this device being permanently enabled onto this bus.

The control of the D-bus is vested in a 4-bit field in the microcode word which may have 16 possible bit patterns. Each of these patterns causes a particular part of the system to have its output enabled, and thus supply data onto the D-bus. The 4-bit field is decoded on each CPU board and causes an output enable line to the selected part of the system to become active (low) if that part is to supply data. The D-bus runs between boards on the system motherboard and, in order to preserve signal integrity, transceivers are provided (74LS245) at the interface between the section of D-bus on each board and on the motherboard. The 74LS245 has two control lines: pin 1, the direction control determines the direction in which the transceiver will operate; pin 19, the

enable line determines whether the buffers within the transceiver are enabled at all. In the Mk 1A rig, the enable lines of all transceivers are driven via an inverter from the bus control field decoder and are inactive (high) when the bus control field in the micro-code word contains all zeros. The direction line of the transceivers are driven from Nand gates on each board that have as inputs the enable lines to all ICs on that board that are capable of driving the bus. This means that when any IC on a particular board is enabled onto the D-bus, the transceiver on that board will have its direction line held so that it conducts data outwards from that board onto the section of the D-bus on the backplane.

On CPU board 1 the bus control field is decoded by IC5 which supplies enable lines to all the chips on the board capable of driving the bus. IC6 supplies the direction line to the transceivers IC56 and IC70. Since only pit patterns up to 1000 are used on CPU board 1, only a 3-8 line decoder is used, the output for the 1000 pattern being produced from IC3 and IC4.

#### A.2.1.2 AM 2901 Array

Central to the arithmetic section is the array of four AM 2901 chips which contain an eight function ALU, a 16 deep register file, a general purpose register called the Q register and ALU source and destination data routing logic including single bit left and right shifting facilities for the RAM and Q register inputs.

The 'D' input to the 2901 array comes from a 2-input multiplexer made up from four 748157 chips, the 'select' input to these chips coming from a single bit field in the microprogram word. The inputs to this 2-1 multiplexer come from the D-bus and the A-bus so that the data from either of these two buses may be selected as the 'D' input to the 2901 array.

The 'Y' outputs of the 2901 array are connected directly to the D-bus and can act as source to this bus.

The carry connections between the 2901 chips are handled by a 2902 wired to the 2901s in the conventional manner as outlined in AMD literature. The carry input at the least significant end of the array (IC39 pin 13 and IC58 pin 29) comes from a multiplexer in the AM 2904 (IC43). This multiplexer is controlled by part of the status and shift control field in the microprogram word and can select as its output either logic '0', logic '1', the auxiliary carry latch in IC8 (Cx), the micro-status carry bit in the 2904, the machine status carry bit or the inverse of the latter two alternatives. Control of this multiplexer is described in the 2904 data sheet. The carry output at the most significant end of the 2901 array is one of eight inputs to a multiplexer (IC42) the output of which goes to the auxiliary carry latch in IC8 and to the IC input of the 2904. This input will be loaded into either or both the machine and micro-status registers within the 2904 as determined by the status and shift control field of the microprogram word. Other inputs to this carry select multiplexer are logic '1', logic '0', the RAM shifter MSB output, the Q shifter MSB output, the RAM shifter LSB output and the RAM and Q shifter midpoint outputs. The latter two are provided to facilitate byte



length operation. This carry select multiplexer is controlled by a 3-bit field of the microprogram word.

The shift linkage for the 2901 array is carried out by the 2904 wired in conventional manner as described in the relevant data sheet and thus provides the variety of shift linkages described in the 2904 data sheet by application of the appropriate bit patterns to the status and shift control field in the microprogram word.

Control of the 2901 array is carried out by the application of bit patterns to four separate sets of inputs:

(a) Source control. This is a 3-bit field taken directly from a field in the microprogram word that selects the sources for the two inputs (R and S) to the ALU internal to the 2901 chip. The pairs of sources available are described in the 2901 data sheet and need not be repeated here.

(b) Function control. Again this is a 3-bit field taken directly from the microprogram word that selects one of eight functions to be performed by the ALU internal to the 2901 chips. This is also described in the 2901 data. There are in fact two fields in the microprogram word, each of 3-bits, one supplying function control to the most significant two 2901 chips, the other supplying control to the least significant pair. This division of control facilitates byte operations within the ALU.

(c) Destination control. Again this is supplied directly from a field in the microprogram word and controls the destination within the 2901 chips of the data coming from the ALU output. Details of this can also be found in 2901 data sheets.

(d) Register file output select. These are 4-bit fields which select one of the 16 registers within the 2901 register file for each output of the register file. The outputs of the register file can be selected as ALU sources within the chip by the source control. The register file select fields are not supplied directly from the microprogram word but come from the Mil-Std-1750 instruction stored in the instruction register (IC21 and IC34).

Eight 4-input multiplexers (IC36, IC 35, IC23, IC22) are used to select each 4-bit group from various fields of the 1750 instruction. IC37 and IC38 are used to add a 2-bit modifier to the output of the multiplexers before applying them to the 2901 array. The register select multiplexer inputs are (i) a zero field, (ii) a field made from bits 6 and 7 of the 1750 instruction placed in the least significant 2-bits of the field and 0 and 1 respectively in the most significant and next most significant bit of the field, (iii) the GR1 field - bits 8 through 11 and (iv) the GR2 field - bits 12 through 15.

This logic enables the 2901 internal registers to be selected in a number of different ways to suit the various 1750 instruction formats. The adders enable 0, 1, 2 or 3 to be added to the register address so that 1750 operations referring to RA, RA + 1, RA + 2 and RA + 3 can be accommodated. This facility is necessary for the implementation of double length and floating point instructions.

The register select multiplexers are controlled from a pair of 2-bit fields in the microprogram word, one for register file port A and one for port B. A and B modifiers are supplied from another pair of 2-bit fields in the microprogram word.

#### A.2.1.3 Scratch registers

In the Mk 1A CPU, the 16 registers defined by Mil-Std-1750 are implemented as the 16 registers in the file internal to the 2901 chips. In the design stage of the CPU, it became clear that extra space would be required by the microcode to hold data that would be invisible at machine level. It was therefore decided to include an array of four AM 29705 chips to provide a 16 deep file of 16-bit wide registers to fulfil this requirement. The 29705 has two ports for which any of the 16 registers may be selected by applying a control field to each of two 4-bit register select inputs. In the Mk 1A CPU, these are connected together and connected directly to a 4-bit field in the microprogram word. The same register is thus always selected to both outputs.

One of the outputs is permanently enabled onto the A-bus and the other may be enabled onto the D-bus.

#### A.2.1.4 The status register

The machine status register defined in 1750 is implemented partly by the 2904 machine status register and partly by three AM 2918s. The four most significant bits (stored in the 2904) may be loaded, under microprogram control either from the micro-status register, from the D-bus or from four direct inputs from the 2901 array. These inputs are designated carry, positive, zero and negative.

The zero bit is derived simply by adding the MSB = 0 and LSB = 0 lines from the 2901 array. The negative bit comes directly from the F3 output of the most significant 2901 of the array. The carry bit comes from the carry out line of the most significant ALU and the positive bit comes from NORing the negative and zero lines. The other 12 status bits are loadable only from the D-bus.

The 2904 is controlled by a 13-bit field which is described fully in the 2904 data sheet. Twelve of these bits are supplied directly from a field in the microcode word, the other bit, called I10, being taken from a bit in the 2901 destination control field. I10 in fact, determines the direction of shift and is thus determined by 17 of the ALU destination control field.

Writing into either the machine or the micro-status register within the 2904 only occurs when CEm and/or CEmicro respectively are held low. These lines are taken directly from bits in the microprogram word. In addition, writing into the machine status register is also controlled by the individual bit enable lines Ez, Ec, Em, Eovr which are, again, taken from bits in the microcode word. It should be noted that the bit designated as overflow in the 2904 data sheet is, in fact, used as 'positive' bit. Pin 37 of the 2904, called SE (Shift Enable), when taken low, allows the shift linkage outputs of the 2904 to become active and also allows the machine carry bit to be loaded when the appropriate shift linkages are selected. This input to the 2904 is taken from 18 of the 2901

destination control field, which is taken high during shift operations. The signal is inverted by IC50 before being applied to pin 37 of the 2904.

The other 12-bits of the 1750 machine status register are loaded from the D-bus when the bit in the microcode word called 'ENAUxCK' is taken high at the same time as the appropriate bit of the auxilliary clock in the microcode word is taken high (called CKSTATUS).

It can thus be seen that the implementation of the 1750 machine status register is somewhat complicated by the use of the 2904 chip although the arrangement has proved workable.

#### A.2.1.5 Data insertion from microcode

A 16-bit field in the microcode word is designated as a data insertion field and is enabled onto the D-bus via IC11 and IC12 when the appropriate bus control bit pattern (1000) is present in the microprogram word.

#### A.2.1.6 Memory/IO interface

In the Mk 1A implementation, IO operations and memory accesses are carried out on the same bus, being differentiated by the holding of the line 'IOreq' low for IO operations. The memory/IO bus has separate sets of lines for address and data together with two command lines which specify the type of bus cycle required and two handshake lines, J and K, that establish the protocol. In the Mk 1A rig there is no provision for devices other than the CPU to request cycles on the bus, DMA from peripherals being handled by the multiport architecture of the memory.

Three-bits in the microcode word are designated to control of the memory/IO bus. These are 'CKPORT' a bit which, when high, causes a bus cycle to take place, C0 and C1 which are bits in the microcode word that drive the command lines of the bus directly.

The protocol and the way in which the CPU circuitry implements this protocol is described fully in other sections. At the appropriate point in any cycle in which the CPU is to write data to the memory or an IO device, the D-bus is enabled onto the memory data bus via IC20 and 33. The address is placed onto the memory address bus via IC24 and 25 from the A-bus. When the cycle is one in which data from the memory or IO device is being delivered to the CPU, the data from the memory data bus is clocked, at the appropriate point in the cycle, into the memory data register made up of IC7 and 32.

#### A.2.1.7 Fault flag register

IC55, 69, 67 and 53 make up a 16-bit register intended to hold bits supplied by hardware devices indicating the presence of faults as defined in 1750. In the Mk 1A rig only four of the fault bits are implemented by hardware and these lines go to the 'set' inputs of IC29. IC29 therefore acts as a negative pulse catcher, responding to any pulses on the four fault lines long enough to set the latches. The outputs from the latches go to the appropriate bit positions in the fault flag register which is clocked on each system clock pulse. The outputs of the fault flag register may be sourced onto the D-bus when the appropriate bit pattern is present in the bus control field of the

microcode word. The outputs are also ORed together and generate the machine error micro-interrupt.

The fault register defined within 1750 is actually one of the registers within the 29705 register file. Bits may therefore be set or cleared by microcode operations. Some of these operations are initiated by exception conditions arising in the execution of microcode for a particular machine instruction (such as illegal IO command). Others are initiated by the machine error micro-interrupt already mentioned and involve interrogation of the fault flag register to determine which bit is to be set.

#### A.2.2 Memory/IO bus control section

##### A.2.2.1 General description

This section comprises the sequencer that controls the protocol that takes place on the memory/IO bus when the microcode requests a bus cycle by setting the CKPORT bit in the microcode word. Because the system clock is affected by the carrying out of a memory/IO bus cycle (in future referred to as simply a memory bus cycle), the circuitry of the memory bus sequencer and the clock generation are somewhat entwined. It will therefore be sensible to describe these areas of the circuitry together.

As is described in the section on bus protocol, there are defined four types of bus cycle:

Read cycle (CO = 1, CI = 0)  
Write cycle (CO = 0, CI = 1)  
Read-modify-write cycle (CO = 1, CI = 1)  
Refresh cycle (CO = 0, CI = 0).

In the Mk 1A rig, neither the read-modify-write cycle nor the refresh cycle are used. The RMW cycle should, in fact, be used for certain operations where DMA must not be allowed between reading from a memory location to the CPU and writing data back to the location.

At the present time, the read-modify-write cycle is not fully implemented.

We now proceed to discuss the operation of the memory access sequencer in detail.

Master oscillator signal, a square wave, enters CPU board 1 at P2/55 at a frequency four times the system clock frequency. The signal is divided by four by IC2 and IC27 produces a pulse which is low for a quarter of a cycle and high for the rest of the time. As long as CKPORT remains low, IC17 remains in the clear state with pin 6 high. This means that the signals at IC27 pin 11 and IC63 pin 3 are inverted versions of the signal at IC27 pin 8. This is the inverted system clock that is distributed throughout the system, along the backplane to each board that requires it. On a given board, the signal must pass through one Schottky gate delay before being used to clock any register. This rule ensures that all set-up and hold times are observed by causing all registers to be clocked at the same time (probably within a couple of nanoseconds, i.e. the spread of delays in two Schottky gates in series). By distributing an inverted system clock and allowing one gate delay before clocking a register, we make it possible to gate the system clock with any given clock enable bit of the microcode word.

If a memory access cycle is to be carried out, CKPORT will be high well before the signal at IC27 pin 8 goes low and thus, when this signal does go low, IC17 will toggle causing the level at pin 6 to go low. Thus although the signal at IC27 pin 8 will go high again after a quarter of a system clock cycle, the inverted system clock distributed around the system will remain high.

If the present input to IC17 were to remain high, IC17 would toggle back on the next negative going edge of the signal at its pin 1 and the system clock would continue as normal having produced one double length cycle. However, with CKPORT high, the positive going edge of inverted system clock at IC27 pin 11 causes a negative pulse to occur at IC65 pin 2 causing the counter, IC1 to be loaded with a value determined by the logical levels of C0 and C1. The counter, IC1 and the 4-16 line decoder, IC19A together form a 16 step sequencer.

The value loaded into the counter is the start address for the sequence required for the type of cycle specified by C0 and C1 and is produced by the logic made up of IC50 and IC28.

Once the sequencer has left step 0, IC19A pin 1 goes high so that the memory address buffers, IC24 and 25 are enabled. These remain enabled until the end of the access cycle although protocol only demands that the address remain valid until K has been taken low by the memory.

Another action that begins whenever the sequencer leaves state 0 is the time out mechanism. When IC19A pin 1 goes high, IC51 pin 12 goes low so that the signal on the cathode of the diode is taken high. During the period when the cathode was low, the 0.01 micro-farad capacitor will have charged. This now begins to discharge through the input resistance of the next inverter and after a few microseconds, the Schmitt inverters change state and the signal at IC64 pin 6 goes high. The latch made up of the two NOR gates in IC64 changes state so that IC30 pin 1 goes low and thus a clear pulse is generated at IC30 pin 3. Once the sequencer has returned to state 0, IC64 pin 3 goes high and the latch resets, ending the clear pulse. Also, the cathode of the diode is taken low so that the capacitor charges to its initial state once again.

Because this time-out circuit begins to operate whenever the sequencer is not on state 0, it also acts as a power-on reset whenever the system powers up on a state other than state 0. The circuitry implementing the time out function just described must be said to be of a temporary nature. It is clear that some redesign work can be carried out to reduce the number of integrated circuits needed to implement the function.

The start addresses for the various types of cycle are as follows:

Read	1001	9
Write	0010	2
RMW	0110	6 (not currently implemented)
RFRSH	0000	0 (not implemented).

Having been loaded with a start address, the sequencer proceeds through a series of steps appropriate to the type of memory access cycle requested, movement from one

point in the sequence to the next being initiated by either a transition of the 'K' line from the memory or by a transition of the system clock coincident with a high value of CKPORT. Which of these events is acceptable as the event initiating stepping is determined by which step the sequencer is moving from. The table gives the characteristics of each step in the sequence including the event needed to trigger stepping on and the value of 'J' and 'K' during the period in which the sequencer waits on each step.

On a step where the memory access sequencer is waiting for a response from the memory, the system clock is held, that is, the signal at IC27 pin 11 and IC63 pin 3 remains high. This is accomplished by the generation of a high at IC19 pin 8 when any of its inputs are low (*ie* when states 1, 2, 4, 6, 8 or 9 are active) which causes the 'preset' input to IC17 to be low so that this flip flop is prevented from toggling back to its normal state (*ie* with pin 6 high) on the next negative going edge at IC17 pin 1. Thus on any state of the sequencer when the CPU is waiting for memory response, the CPU remains on the same micro-instruction until the memory has responded.

The sequencer made up of IC1 and IC19A can be made to change its state in one of three ways:

- (a) By application of a negative pulse to the 'load' input (pin 11), an action that only takes place at the beginning of a memory access cycle.
- (b) By application of a positive edge to the clock input of IC1 (pin 4), an action that is normally used to step the sequencer on.
- (c) By the application of a positive pulse to the clear input of IC1 (pin 14). This is used at the end of the read sequence.

These signals are generated when appropriate by combining signals derived from the K handshake line or the system clock with the outputs of the 4-16 line decoder IC19A. These signals are therefore derived with a knowledge of sequencer state as well as external circumstances.

Let us now examine, in detail, the actions taking place during the execution of the three types of memory access cycle.

#### A.2.2.2 Detailed description of read cycle

The read cycle begins when, after the new microcode word is loaded into the pipeline register, a high appears on P3/46 the CKPORT line, a low appears on P4/23, the C1 line and a high appears on P4/31, the C0 line. These logic levels are established soon after the upward edge of SYSCK that marks the end of the previous cycle. At a point three-quarters of the way through the cycle, the signal at IC27 pin 8 goes low causing IC17 to toggle into the 'clock hold' state. Very soon after, the edge from IC27 propagates through IC27 and IC50 and, since IC30 pin 5 is high, and IC52 pin 2 is low (due to the sequencer being in state 0), a negative pulse appears at IC65 pin 2 whose length is determined by the delay from IC51 pin 1 to IC30 pin 6. This negative pulse causes the counter (IC1) to be loaded as already described. After the delay through IC19A, its pin 1 goes high and its pin 10 goes low since it will have been loaded with binary value

1001. Since IC19A pin 10 is now low, IC27 pin 3 will be held low so that the preset input of IC17 is held low so that the 'hold clock' state remains as long as the sequencer is at this position.

It can be seen that whenever a memory access cycle takes place, the system clock period is doubled and then extended by the signal from IC27 pin 3 for as long as is necessary. The initial doubling of the system clock period is to allow for the delay from IC50 pin 1 to IC27 pin 3 (ie through IC1 and 19A plus the other gates) which otherwise would be too long for the hold clock state to be established before the next clock edge.

To continue the description of the read cycle, the fact that IC19A pin 1 is now high as are all the other inputs to IC18, results in the J handshake line to the memory going low. The low on IC19A pin 10 causes IC28A pin 12 to go high and thus, when the memory responds by taking its K line low, so that IC30 pin 10 is also high, IC30 pin 8 goes low so that a high appears on IC28A pin 8 causing the sequencer to be counted down to the next state. The high on IC28A pin 8 lasts until the sequencer has moved to its next state (state 8) but the delay in the various gates is sufficient to give a long enough clock pulse.

On state 8, IC19A pin 9 is low so that IC19 pin 5 and 12 are low and the clock hold state continues. As IC19A pin 10 goes high, the data on the memory data bus which was declared by the memory to be stable when J was taken low, is clocked into the memory data register. Also, coincident with the transition from state 9 to state 8, J is taken high as a result of IC18 pin 5 and 12 going low. This is the signal to the memory that the data has been taken and may now be removed.

Since IC19A pin 9 is now low and therefore IC30 pin 13 is high, when the memory takes K high to indicate the completion of the cycle and thus causes IC30 pin 12 to go high, IC30 pin 11 goes low causing IC30 pin 3 to go high. A clear pulse therefore is presented to the counter IC1 and the sequencer returns to state 0. The clear pulse only lasts until the sequencer has left state 8, but the delays are sufficient to ensure that the pulse is long enough to cause the transition. Once the sequencer is back on state 0, the signal at IC27 pin 3 goes high and so the preset input to IC17 is removed. On the next negative edge of the signal at IC27 pin 8 IC17 toggles and the held clock state is relinquished.

#### A.2.2.3 Detailed description of write cycle

Initially, the only difference between the write cycle and the read cycle is that C0 is low and C1 is high rather than the other way around. The cycle therefore begins in the same manner but the counter is loaded with the binary number 0010 so that the sequencer begins on state 2.

Once in this state, IC19A pin 3 is low so that IC19 pin 2 is low and the same 'clock held' state is established. The fact that all the inputs to IC18 are now high, cause J to go low and indicate to the memory that the cycle has begun. The low on IC19A pin 3 also causes IC20 and 33 to be enabled so that the data on the D-bus appears on the memory data bus.

The stepping of the sequence to the next state takes place when K goes low indicating that the memory has accepted the data. This is because the low on IC19A pin 3 causes a high on IC28A pin 12 and thus on IC30 pin 9 so that the transition is accomplished in the same way as from step 9 to step 8 in the read cycle.

Once on step 1, the low on IC19A pin 2 results in a low on IC18 pin 2 and thus causes J to go high. The memory responds by taking its K line high to indicate the completion of its cycle. Since on step 1 IC31 pin 4 is low, IC31 pin 6 is high placing a high on IC31 pin 13, thus when K goes high taking IC31 pin 12 high, IC31 pin 11 goes low taking IC28A pin 8 high and so clocking the counter. The cycle therefore finishes and the 'clock held' state is relinquished.

#### A.2.2.4 Detailed description of read-modify-write cycle

The read-modify-write circuitry currently needs some modification and cannot therefore be described here.

Table A1

Table of sequencer states

Step number	Description	Transition event	J value	K value
0	Inactive	Positive edge of system CK when CKPORT is high	High	High
1	Awaiting end of cycle signal from memory	Positive transition of K	High	Low
2	Write cycle has begun. Data has been placed on memory bus by CPU. CPU waits for data taken signal from memory	Negative transition of K	Low	High
3	The read section of the read-modify-write cycle is complete. The memory sequencer is waiting for microcode initiation of step on	Positive transition of system clock with CKPORT high	High	High
4	CPU has signalled that it has finished with the data, CPU is waiting for end of cycle signal from memory	Positive transition of K	High	Low
5	The data from the memory is on bus, memory access sequence is waiting for microcode initiation of step on	Positive transition of system clock with CKPORT high	Low	Low
6	A read-modify-write cycle has started. CPU is waiting for memory to signal data ready by taking K low	Negative transition of K	Low	High
7	Not used			
8	CPU is awaiting end of cycle signal from memory	Positive transition of K	High	Low



Table A1 (concluded)

Step number	Description	Transition event	J value	K value
9	Read cycle has begun. CPU is waiting for memory to indicate data available on bus. When this occurs data is clocked into memory data register and sequencer steps on	Negative transition of K	Low	High
10-15	Not used			

NOTE: At the present time the read-modify-write cycle defined above does not operate correctly as constructed in the Mk 1A rig. This is because it was intended that the data from memory should remain on the memory bus until the microcode requested its removal by using CKPORT. In the Mk 1A rig, this is not required since the data from the memory is clocked into the memory data register at the appropriate time and the read cycle completed before the CPU continues with its microcode.

### A.2.3 Interrupt control section

#### A.2.3.1 General description

The interrupt structure of the Mk 1A rig can be divided into two sections, the micro-interrupt system and the machine interrupt system. The micro-interrupt system is invisible to the machine language programmer and is incorporated to enable such occurrences such as engineering control panel service requests and hardware error situations to be dealt with. In fact, the machine interrupt is implemented as a special kind of micro-interrupt.

The machine interrupt is that interrupt system defined in Mil-Std-1750 and has 16 levels, some of which are defined for machine functions such as error conditions and overflow occurrences.

#### A.2.3.2 The micro-interrupt system

The micro-interrupt system is constructed around IC44, an AM 2914 vectored priority interrupt encoder. Full details of this device are given in the appropriate AMD data. The control field for the chip is taken directly from the microcode word but does not become effective unless the instruction enable line on the 2914 is taken low. This occurs if the CKMICINT bit in the microcode word is a 1 (this signal occurs at P3/44).

The 3-bit vector output of IC44 is connected to the least significant 3-bits of a 'vector bus' which supplies the address input to the mapping PROM on the AMD computer control unit card. The most significant bit of this 5-bit bus is connected so that it carries the inverse of CKMICINT so that this bit is always zero when IC44 is enabled onto the bus in a RDVC operation. The next most significant bit, bit 3 comes from IC13 pin 4 and is always zero when CKMICINT is high. This means that whenever the vector from IC44 is read, the vector bus carries the pattern 00XXX, where XXX is the vector supplied by the 2914.

IN 15, 100

The interrupt inputs to IC44 come from:

- (a) IC47 which handles the eight top priority machine interrupts.
- (b) IC48 which handles the eight lower priority machine interrupts.
- (c) IC61 pin 8 which is a signal which indicates that a fault flag has been set.
- (d) IC60 pin 8 which is a negative pulse produced when a button is pressed on the engineering control panel of the machine.

The buttons on the engineering control panel are debounced by IC14, 15 and 16 which are each quad latches. The switches on the buttons are two-way and are wired so that when a button is pressed the reset input of the latch is connected to ground and when the button is released, the set input is connected to ground. A long negative pulse is therefore produced from the output of each latch when its button is pressed. IC76 and 77 are used to produce a 4-bit encoded vector indicating which button was pressed. The outputs are tristate and either IC76 or 77 is enabled when IC44 vector output is not enabled. IC76 and 77 are wired so that only one can have its vector output enabled at any one time, IC76 taking precedence if two buttons are inadvertently pressed together. Bit 3 of the vector bus indicates which of IC76 and 77 the vector is, in fact, coming from. The vector on the bus is thus 11YYY, where YYY is a vector produced by IC76 or 10ZZZ where ZZZ is a vector produced by IC77.

When handling service requests from the engineering control panel, two vector jumps are used: the first is to jump to the sequence that handles the micro-interrupt from the control panel, the second is to jump to the appropriate sequence for the button that has been pressed.

When any button on the control panel is depressed, a high is produced at either IC76 pin 19 or IC77 pin 19. A low is therefore produced at IC13 pin 10 for as long as the button remains depressed. This signal is ORed with a delayed and inverted version in IC13 so that a short positive pulse is produced at IC13 pin 13. This is inverted and applied to IC44 as a level 5 micro-interrupt. When IC44 subsequently executes a read vector (RDVC) command, the vector placed on the vector bus will be 00101.

The 'interrupt request' output of IC44 is treated as a test condition for the microprogram sequencer and is examined by the microcode during each machine instruction fetch cycle, a conditional vector jump being executed to the appropriate micro-interrupt service sequence if the 'interrupt request' line is found to be active, i.e. low.

#### A.2.3.3 Machine interrupt system

The machine interrupt system defined in Mil-Std-1750 has 16 levels of interrupt each of which may be masked or disabled by specialised machine instructions. The response to an interrupt that is not masked or disabled consists of storing the machine status at an area in memory defined by a pointer in the interrupt pointer table and then loading the new machine status from another area of memory defined by a second pointer. The machine status, for this purpose, is defined to be the interrupt mask, the machine status word and the program counter.

The machine interrupt system is implemented by the two AM 2914 ICs, IC47 and 48, the interrupt process itself and the various support instructions being implemented by microcode. IC48 handles the eight highest priority machine interrupts and IC47 the eight lowest. The interrupt request outputs from each of these chips go to separate micro-interrupt inputs on IC44 and hence are handled by separate pieces of microcode. IC48, of course produces a higher priority micro-interrupt than IC47 so that its machine interrupts are serviced first.

The instruction fields for IC47 and 48 come directly from the microcode word and share a field within the word. The instruction does not affect either chip unless its instruction enable line is low, this occurs when the microcode word bit called ENAUXCK is high and the bit in the auxiliary clock field allocated to that IC is high.

The interrupt inputs to both IC47 and IC48 come directly from P5 and have pull up resistors.

The M-bus input/outputs on IC47 and 48 are connected directly to the D-bus such that IC47 occupies the least significant 8-bit positions and IC48 the most significant. The vector output of both these chips is connected to the three least significant bit positions of the D-bus as are the status input/output connections. It is thus important to remember that if either of these ICs is clocked (by enabling via the auxiliary clock field) and the instruction is such as to cause either of these input/output connections to output data, there is an implicit sourcing of either, or both, of these chips onto the D-bus. This action is independent of the bit pattern present in the D-bus control field of the microcode word and it is thus possible to drive the D-bus with two outputs at the same time. To avoid this, and also to be sure that the D-bus transceiver on CPU board 1 does not drive the section of the bus on that board, it is important that the bit pattern 0000 is applied to the bus control field of the microcode word whenever the outputs from IC47 and 48 are active.

### A.3 CPU board 2

#### A.3.1 Control panel latches and drivers

##### A.3.1.1 Data display latches

The data display latches drive data to the LEDs on the engineering control panel via buffers within the control box. The latches on CPU board 2 are IC5 and IC6 which are AM 2920 chips. The inputs to these come directly from the D-bus section on this board. The latches are clocked simultaneously when the microcode bit ENAUXCK is high together with CKDISP.

##### A.3.1.2 State display latch

This is IC7 which is a 74S175 and is loaded directly from the D-bus four most significant bits when ENAUXCK and CKSTDISP are both high. The loading actually occurs, of course, on the positive going edge of system clock.

##### A.3.1.3 Data drivers

These are IC4 and 3 which are octal tristate drivers and enable the output from the data switch field in the control box onto the D-bus when the appropriate bit pattern

is present in the bus control field of the microcode word. IC9 decodes the 4-bit pattern and provides active low outputs which enable devices to be sourced onto the D-bus on this board. The outputs relevant to devices on this board are also ANDed and used to define the direction input to the D-bus transceivers (IC1 and 2), at pin 1, so that they send data outwards from the board when a device on the board is enabled.

#### A.3.1.4 Register select driver

This is IC8 which simply enables the output from the register select switch field in the control box onto the most significant 4-bits of the D-bus when the appropriate bit pattern is present in the D-bus control field of the microcode word.

#### A.3.2 Microcode sequencer

The microcode sequencer is built around two AM 2911 and one AM 2909 chips providing a micro-address 12 bits wide. The 2909/11 chips provide the micro-address from the output of a four input multiplexer which can select its output from four micro-address sources. The first is a microprogram counter register which can be loaded on each micro-cycle with the output of the multiplexer incremented by one. A straight sequencing through the code can therefore be accomplished by selecting the output of the program counter at the address multiplexer.

The second input to the multiplexer is the output of a LIFO stack which can be loaded from the microprogram counter output. Selection of the stack output at the address multiplexer causes a return from subroutine.

The third input is the output of an auxiliary register and the fourth is a direct input to the 2909/11 chip. The control lines to the 2909/11 chips come from an AM 29811 which has a 4-bit control field. The bit pattern on this field selects a particular next micro-address generation mechanism and comes directly from the 4-bit next address control field in the microprogram word.

The direct address input to the 2909/11 chips is a tristate bus that has several potential sources, the source of the direct address is controlled by outputs from the AM 29811 which are dependent on the next address control field.

The first source of a direct address is the least significant 12-bits, or branch address field of the microcode word. This may be sourced onto the direct address bus via the drivers IC18 and 1/2 IC20. The second possibility is the output of the mapping PROM (IC19, 36, 38) which generates a microcode address directly from the eight most significant bits of the machine instruction word in the instruction register IC35. IC35 is loaded from the D-bus when P4/41 is taken low, this is connected directly to a bit in the micro-instruction. The third, and last source of the direct address is the 5-bit micro-interrupt vector which may be enabled onto the direct address bus via IC37 and 1/2 IC20.

The control lines coming from IC14 (AM 29811), as well as being dependent on the next address control field, are also dependent on a test condition which is selected by the 16 input multiplexer IC34. The polarity of the test condition may be reversed by the 74S86 so that either the true or false state of the condition may be selected as the requirement for the conditional operation to proceed. The polarity is controlled by a single-bit field in the micro-instruction.

The condition selected by IC34 is determined by a 4-bit field P4/32 through P4/35 and can be one of the following list although others could be added:

- (a) The carry bit stored in the auxilliary status register.
- (b) The MS byte = 0 bit in the same register.
- (c) The LS byte = 0 bit in the same register.
- (d) The overflow bit in the same register.
- (e) Condition multiplexer output of the 2914.
- (f) The interrupt request output of IC44 the micro-interrupt controller.
- (g) The output of IC21 which flags the zero state of a counter.

The counter mentioned above consists of IC22, 23, 24 forming a 12-bit counter that can be loaded from the branch address field of the microcode word. The counter is loaded and decremented under control of lines from IC14 (29811) so that the 29811 instructions which reference a counter are implemented.

When IC14 pins 6 and 7 are low and high respectively, IC13 pin 5 will go low which will cause pin 11 on IC22, 23, 24 to be taken low during the last quarter of system clock cycle. This causes the counter to be loaded from the microcode and also, since the PRESET input of IC21 is taken low, will impose a high on the Q output from this device (the counter zero test line).

Each time pins 6 and 7 on IC14 are held high and low respectively during a micro-cycle, pin 6 of IC13 will be held low. This causes the system clock waveform to appear at pin 4 of IC22 (the count down clock input) so that the counter is decremented on the rising edge of system clock. When the count in IC22 reaches zero, the borrow output (pin 13) is taken low so that when, on the next decrement, the count goes to 1111 and borrow goes high, IC23 will be counted down. Thus the three counters are cascaded. When all the counters are at zero and a further counter enable action takes place, a low appears at IC24 pin 13 so that IC21 is loaded with zero. This then appears as a test condition at the test condition multiplexer. Thus a low on this test condition indicates that in the last micro-instruction the counter was decremented below its zero state. It should be noted that if the repeat file counter equals zero instruction is used with the 29811, the instruction pointed to by the branch address will be repeated twice more than the value previously loaded into the counter.

#### A.3.3 Microcode PROM

On the CPU board 2, 2K words of PROM are provided, 64-bits wide. This is made up of an array of 32 AM 29775 512 x 8 PROMS with output registers. These PROMS are arranged in groups of eight, each group implementing 512 words of the microcode memory. The appropriate group is enabled by a low level on a line from a 74S139 2-4 line decoder, its inputs being taken from bits 9 and 10 of the micro-address. Bit 11 of the micro-address is applied to the 'G' input of the 74S139 so that none of the four groups of PROMS are enabled if the micro-address is above the 2K word range.

Since the PROMS have registers on their outputs to pipeline the micro-instruction from the PROM, it is necessary that the output enable signals to the PROMS should also be pipelined. This is accomplished by using the D-type flip flop within the 29775, that pipelines the E2 input.

## Appendix B

### HARDWARE/MICROCODE INTERFACE DEFINITION

#### B.1 Introduction

This Appendix described what is effectively the interface between the microcode (or firmware) and the hardware, the interface through which control of all the hardware takes place. In subsection 2 all the fields in the microcode word will be described in detail and the exact operations defined by the various bit patterns will be defined.

As well as defining the bit position within the microcode word for each field, the next section also describes the function of each field and a feature called the qualifying condition. This is the condition that must be satisfied by certain other bits within the microcode word before the field will perform the function described. It is necessary that fields should be controlled by such qualifying conditions in order that bit positions within the microcode word can be used for several fields, only one usually being qualified during any particular micro-cycle.

In section 2, in order to avoid confusion, bit positions within fields and within the microcode word are numbered 0, 1, 2, etc from the least significant end, fields being placed within the microcode word with their least significant end pointing towards the least significant end of the microcode word. Bit position numbers within the microcode word as opposed to within a field are distinguished by prefixing with the letter M.

#### B.2 Detail definition of field within microcode word

##### B.2.1 Branch address field

Bit position: M0 through M11.

Function: this field is used to supply a 12-bit branch address (sometimes called the 'pipeline' address) which is used as the next microcode address when either a CJS, CJP, JSRP, JRP, RPCT, CJPP or JP instruction is obeyed by the 2909, 2911 array. It is also used as the data to be loaded into the counter within the AMD computer control unit board in either a PUSH or LDCT instruction is obeyed by the 2909, 2911 array.

Qualifying condition: CJS, CJP, JSRP, JRP, RPCT, CJPP, JP, PUSH or LDCT instruction applied to 'next address control' field.

##### B.2.2 Status and shift control field

Bit position: M0 through M11.

Function: this field controls the AM 2904 status and shift unit by supplying directly the inputs 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, I11, I12 from the bits within the field.

- 10 = bit 0
- 11 = bit 1
- 12 = bit 2
- 13 = bit 3
- 14 = bit 4

15 = bit 5  
16 = bit 6  
17 = bit 7  
18 = bit 8  
19 = bit 9  
I11 = bit 10  
I12 = bit 11.

Qualifying condition: this field is effective is any of the following conditions are true:

- (a) Bit M53 is low meaning that the micro-status register within the 2904 will be loaded.
- (b) Bit M52 is low and any of bits M20 through M23 are low meaning that some or all of the section of the machine status register within the 2904 will be loaded.
- (c) A shift instruction is being executed by the 2901 array.
- (d) An arithmetic operation is being executed by the 2901 array so that the carry in selected by the multiplexer in the 2904 is applicable.
- (e) The output of the test condition multiplexer in the 2904 has been selected as the test condition for a conditional jump by applying the appropriate bit pattern to the condition test select field.
- (f) The tristate output of the 2904 has been enabled onto the D-bus by applying the appropriate pattern to the bus control field.

#### B.2.3 Data insertion field

Bit position: M0 through M15.

Function: this field is sourced directly onto the D-bus so that constants can be supplied from microcode. Bit M0 becomes the least significant bit of the data and bit M15 the most significant bit.

Qualifying condition: the bit pattern in the bus control field is that required to source the data insertion field onto the D-bus.

#### B.2.4 Auxilliary clock control field

Bit position: M0 through M11.

Function: ones or zeros in each position of this field enable or disable the clocking of various registers or subsystems within the CPU as defined below.

Bit 0 - If set to one causes control panel data display to be clocked on the current micro-cycle.

Bit 1 - If set to one causes the control panel state display and any other state latches to be clocked on the current micro-cycle.

Bit 2 - If set to one causes bits 4 through 15 of the machine status register to be loaded from the D-bus.



Bit 3 - If set to one causes the instruction applied to the 2914 dealing with the least significant eight machine interrupts to be obeyed.

Bit 4 - If set to one causes the instruction applied to the 2914 dealing with the most significant eight machine interrupts to be obeyed.

Bit 5 - If set to one causes the fault flag register to be cleared on the current micro-cycle.

Bit 6 - If set to one causes Timer A to be loaded from the D-bus.

Bit 7 - If set to one causes Timer B to be loaded from the D-bus.

Bit 8 - If set to one causes any memory cycle occurring on this micro-cycle to be regarded as an IO cycle.

Qualifying condition: bit M61 (ENAUxCK) is set to one.

#### B.2.5 Carry select field

Bit position: M12 through M14.

Function: this 3-bit field selects the signal that will be loaded into the machine status word carry bit, the micro-status word carry bit and the auxiliary carry latch (IC8).

The bit patterns select signals as follows:

- 000 - logical one
- 001 - logical zero
- 010 - LSB output of a Q register during shift operation
- 011 - MSB output of RAM during shift operations
- 100 - LSB output of RAM during shift operations
- 101 - carry output from 2901 array
- 110 - selects midpoint on RAM in 2901 array
- 111 - selects midpoint of Q register in 2901 array.

Qualifying condition: this field always affects the loading of the auxiliary carry latch since this is loaded on all micro-cycles irrespective of other control fields. The carry bits of the machine and micro-status registers are only affected if they are enabled for loading. The condition for the machine status is if bit M52 is zero and any of bits M21 through M23 are zero. The condition for loading of the micro-status register is that bit M53 is zero.

#### B.2.6 Memory/IO bus control

Bit position: M15 and M51.

Function: this 2-bit field controls which type of Memory/IO cycle is initiated during a micro-cycle when CKPORT is high. These 2-bits are separated within the microcode word only for historic reasons. The type of cycle initiated is as follows:

<u>M51</u>	<u>M15</u>	<u>Type of cycle</u>
0	1	read
1	0	write
1	1	read-modify-write
0	0	designated as refresh but not implemented.

Qualifying condition: a one must be present in bit M62 if this field is to have an effect.

#### B.2.7 Next address control

Bit position: M16 through M19.

Function: this field controls the generation of the next microcode address. Because the system is pipelined, the next address is being generated and the next micro-instruction is being fetched during the execution of the current micro-instruction. Any test condition specified refers therefore to the value that was loaded into the various status registers at the end of the previous micro-instruction. The next address control options are exactly as specified in the data on the computer control unit card included in the system 29 manual.

Qualifying condition: this field is always active, there is no qualifying condition.

#### B.2.8 Condition test select

Bit position: M20 through M23.

Function: this field controls the test input selected for deciding the result of conditional operations selected by the next address control field. The test conditions that may be selected are as follows:

- 0000 - selects logical zero as test condition
- 0001 - selects the bit in IC8 that is set to one when the previous ALU operation resulted in the most significant byte being zero
- 0010 - as 0001 but applies to least significant byte
- 0011 - selects the bit in IC8 that is set to one when the previous ALU operation resulted in ALU overflow
- 0100 - selects the output of the 2904 multiplexer
- 0101 - selects the micro-interrupt request line, i.e. the interrupt request output from IC44
- 0110 - selects the bit in IC8 that acts as the auxiliary carry latch. This bit is always loaded with the output of the carry select multiplexer
- 1111 - selects the signal that indicates that the counter in the AMD computer control unit has reached zero. This line goes low at the end of the micro-cycle AFTER the one in which the counter actually reached zero.

Qualifying condition: the field contents are only applicable if a conditional operation has been selected by the contents of the next address control field.

#### B.2.9 Condition polarity select

Bit position: M24.

Function: this 1-bit field selects whether the 'true' state of the above condition or the 'false' state is the one that will result in the conditional operation being carried out.

Bit value 0 - FALSE state tested

Bit value 1 - TRUE state tested.

Qualifying condition: this field will be effective only if a conditional operation has been selected by the contents of the next address control field.

#### B.2.10 Clock instruction register field

Bit position: M25.

Function: this single-bit field causes the instruction register, that is IC21 and 34 on CPU board 1 and the instruction register on the AMD computer control unit board to be loaded at the end of the current micro-cycle if its value is ZERO.

Qualifying condition: none, this field is always active.

#### B.2.11 ALU source control

Bit position: M26 through M28.

Function: this controls the selection of the sources to the ALU R and S inputs within the 2901 chips. The effect of the various bit patterns is described fully in AM 2901 data.

Qualifying condition: none, always active.

#### B.2.12 ALU most significant byte function

Bit position: M29 through M31.

Function: controls the function carried out by the ALU in the most significant 2901 pair in the array. The detail of this is specified in AMD data on 2901.

Qualifying condition: none, always applicable.

#### B.2.13 ALU least significant byte function

Bit position: M32 through M34.

Function: as section 2.11 but applies to the least significant pair of AM 2901 chips in the array.

#### B.2.14 ALU destination control

Bit position: M35 through M37.

Function: controls the destination of the data from the ALU in the 2901 chips. This is fully specified in AM 2901 data.

Qualifying condition: none, always active.

#### B.2.15 External register select

Bit position: M38 through M41.

Function: this 4-bit field, selects which external register (*ie* register in the file external to the 2901 array) is to be either read or written to or both. The binary number placed within the field is the number of the register that is to be selected.

#### B.2.16 Internal register a select control field

Bit position: M42 and M43.

Function: this field selects the source of the information that will be applied to the 2901 array A input and selects which of the 16 internal registers will appear at port A of the internal register file.

Sources for this 'A register' address are as follows:

<u>Bit pattern in field</u>	<u>Source for A register address</u>
00	Bits 8 through 11 of the instruction stored in the instruction register ( <i>ie</i> the GR1 field of the 1750 instruction).
01	Bits 12 through 15 of the instruction stored in the instruction register ( <i>ie</i> the GR2 field of the 1750 instruction).
10	Bit 3 of the address (MSB) is set to zero, Bit 2 is set to one and bits 1 and 0 come from bits 5 and 6 of the 1750 instruction. This means that the base register is correctly selected as register 4, 5, 6 or 7 using the base register select field of the 1750 instruction.

Qualifying condition: this field is always active, and is applicable if the register file within the 2901 chips is being used.

#### B.2.17 Internal register B select control

Bit position: M44 and M45.

Function: identical to 2.15 except that it applies to the 'B' port of the 2901 internal register file.

#### B.2.18 Internal register A select modifier

Bit position: M46 and M47.

Function: the contents of this field are added to the register A address derived in the manner described in section 2.15 before the address is applied to the 'A' inputs of the 2901 array.

Qualifying condition: none, always active.

**B.2.19 Internal register B select modifier**

Bit position: M48 and M49.

Function: as section 2.17 but applies to the 'B' port of the internal register file within the 2901 array.

**B.2.20 2901 'D' input source select**

Bit position: M50.

Function: this single-bit field selects the source of the data applied to the 'D' input of the 2901 array. A zero in this field selects the A-bus as the source of this data (i.e. the output of the external register file). A one in this field selects the D-bus as the source of this data.

Qualifying condition: none, always active.

**B.2.21 Status register enable field**

Bit position: M52 and M53.

Function: bit M52, if low enables the part of the machine status register in the 2904, subject to which individual bits are enabled by M20 through M23, and as specified by the status and shift control field. Bit M53, if low, enables the micro-status register within the 2904 for loading as specified by the status and shift control field.

Qualifying conditions: none, except as mentioned above.

**B.2.22 Main clock control field**

Bit position: M58 through M62.

Function: the bits in this field, when set to one, enable the clocking of various parts of the system as specified below:

Bit 0 (M58) causes the 2901 array to be clocked

Bit 1 (M59) causes the external register file to be clocked

Bit 2 (M60) causes the micro-interrupt controller to be clocked

Bit 3 (M61) causes the auxiliary clock field to be enabled

Bit 4 (M62) causes a memory/IO cycle to occur as specified by C0 and C1.

**B.2.23 AM 29803 control field**

Bit position: M63.

Function: this single-bit field, when set to one, causes the 2901 'A' register address, derived in the way specified by the field described in section 2.15, to be ORed with the least significant 4-bits of the next microcode address. This allows a jump to be performed modified according to the contents of some part of the instruction register.

**B.2.24 D-bus control field**

Bit position: M54 through M57.

Function: this field controls the sourcing of data onto the D-bus as follows:

<u>Bit pattern</u>	<u>D-bus source</u>
0000	None - transceivers are also disabled.
0001	2901 array sourced onto D-bus.
0010	Sources memory data register onto D-bus.
0011	Sources external register file onto D-bus.
0100	Sources fault flag register onto D-bus.
0101	Sources machine status register.
0110	Sources manual data switch field.
0111	Sources register select switch field.
1000	Sources microprogram data insertion field.
1001	Sources timer A onto D-bus.
1010	Sources timer B onto D-bus.

Qualifying conditions: none, always active.

#### B.2.25 Micro-interrupt control field

Bit position: M42 through M45.

Function: this field controls the micro-interrupt unit - IC44. The bits of the field are connected directly to the instruction inputs of the 2904. Bit 0 of the field is connected to I0 and Bit 3 to I3.

Qualifying condition: bit M60 must be high before the instruction will have any effect on the 2914.

#### B.2.26 Machine interrupt control field

Bit position: M46 through M49.

Function: this field controls the operation carried out by either or both of the machine interrupt controllers (IC47 and 48). Bit 0 of the field is connected to I0 of the 2914 instruction and bit 3 to I3.

Qualifying condition: the field affects either or both of IC47 and 48 only if either of bits M3 are high and the ENAUXCK bit M61.

#### B.2.27 Machine status bit enable

Bit position: M20 through M23.

Function: this field controls the enabling of individual bit loading of the section of the machine status register in IC41. Bits are allocated as follows:

Bit 0 - not enable Z

Bit 1 - not enable C

Bit 2 - not enable N

Bit 3 - not enable P (this bit is allocated to OVR in 2904 data).

The status bit loading is enabled when the appropriate bit is LOW.

Qualifying conditions: bits in the status register are only enabled by this field if the machine status enable - bit M52 is also LOW.

Appendix CAMD 'AMDASM' DEFINITION FILE

TITLE MIL-STD-1750 PHASE 1 FORMAT DEFINITION FIELD MIL-STD-1750 PHASE 1 RIG FORMAT DEFINITION WORD 04		
MICROPROGRAM FIELD FORMAT		
BIT FUNCTION	CONDITION FOR ACTION	
M0		
M1	CE MAC STATUS OR CK MICRO STAT. ACTIVE (LUN) OR SHIFT FUNCTION SELECTED BY ALU.	
M2	(2) 12 BIT BRANCH ADDRESS	
M3	(2) BITS 0 TO 11 OF 16 BIT DATA FIELD	
M4	(4) AUX CLOCK CONTROL FIELD	
M5	M0 - CE DISPLAY	
M6	M1 - CE STATUS	
M7	M2 - CE MACB. INT.	
M8		
M9		
M10		
M11		
M12	(1) CARRY SELECT FIELD	ALWAYS AFFECT. BY CAPM LATCH
M13		MACB. CARR. OR MIC. CARR.
M14		IF CORRESPONDING ENABLE BITS
M15	(2) BITS 12 THROUGH 14 OF DATA FIELD	EFFECTIVE IF DATA FIELD IS
		ENABLED
		ARE ACTIVE.
M16	(1) I/O PORT CONTROL BIT 1	EFFECTIVE IF CE PORT HIGH
	(2) BIT 15 OF DATA FIELD	AFFECTIVE IF DATA FIELD IS
		SOURCED ONTO D BUS
M17		
M18		
M19		
M20	(1) CONDITION TEST SELECT	TEST COND. REQUIRED BY AM9611
M21	(2) NOT ENABLE Z - M20	
M22	NOT ENABLE C - M21	
M23	NOT ENABLE N - M22	
	NOT ENABLE P - M23	
M24	CONDITION POLARITY TEST	APPLICABLE IF TEST CONDITION
		REQUIRED BY AM 2011
M25	CE INSTRUCTION REG	ALWAYS APPLICABLE
M26	ALU SOURCE CONTROL	ALWAYS APPLICABLE
M27		
M28		
M29	ALU MS BYTE FUNCTION	ALWAYS APPLICABLE
M30		
M31		
M32	ALU LS BYTE FUNCTION	ALWAYS APPLICABLE
M33		
M34		
M35	ALU DESTINATION CONTROL	ALWAYS APPLICABLE
M36		
M37		
M38	EXTERNAL REGISTER SELECT	APPLICABLE IF EX-REG IS SOURCED
M39		ONTO D BUS OR 2961 D INPUT
M40		ON IF RAG IS CLOCKED
M41		
M42	(1) INTERNAL REGISTER A SELECT CONTROL	APPLICABLE IF REG A IS USED
M43	(2) MICRO INTERRUPT CONTROL BITS 1 AND 2	APPLICABLE IF CK MIC. INT.
		IS HIGH.
M44	(1) INTERNAL REGISTER F SELECT CONTROL	APPLICABLE IF REG F IS USED
M45	(2) MICRO INT. CONTROL BITS 3 AND 4	APPLICABLE IF CK MIC. INT.
		IS HIGH
M46	(1) INTERNAL REGISTER A SELECT MOD.	APPLICABLE IF REG A IS USED
M47	(2) MAC-INT. CONTROL BITS 1 AND 2	APPLICABLE IF CK MACB. INT.
		IS HIGH
M48	(1) INTERNAL REGISTER B SELECT MOD.	APPLICABLE IF REG B IS USED
M49	(2) MAC-INT. CONTROL BITS 3 AND 4	APPLICABLE IF CK MACB. INT.
		IS HIGH
M50	0961 D INPUT SOURCE SELECT	APPLICABLE IF D INPUT IS SELECTED
		AS R OR S SOURCE FOR ALU
M51	PORT CONTROL BIT 2	APPLICABLE IF CK PORT IS HIGH
M52	MACB. STAT. NOT ENABLE	ALWAYS APPLICABLE
M53		
M54	MICRO STATUS NOT ENABLE	ALWAYS APPLICABLE
M55	D BUS SOURCE CONTROL FIELD	ALWAYS APPLICABLE
M56		
M57		
M58	CE ALU	ALWAYS APPLICABLE
M59	CE REG	ALWAYS APPLICABLE



TM FS 400

```

IM2000 CK MIC. INTERRUPT          ALWAYS APPLICABLE
IM2001 ENABLE AUI CLOCK FIELD     ALWAYS APPLICABLE
IM2002 CK PORT                    ALWAYS APPLICABLE
IM2003 AM2000S CONTROL            ALWAYS APPLICABLE

TITLE TMR AM2000 FAMILY MEMORICS
*****

13 DECEMBER 1976 JBM
UPDATED SEP 26, 1977

IM2001 INSTRUCTION SET

; REGISTER DEFINITIONS
R0: EQUH#0
R1: EQUH#1
R2: EQUH#2
R3: EQUH#3
R4: EQUH#4
R5: EQUH#5
R6: EQUH#6
R7: EQUH#7
R8: EQUH#8
R9: EQUH#9
R10: EQUH#10
R11: EQUH#11
R12: EQUH#12
R13: EQUH#13
R14: EQUH#14
R15: EQUH#15

; AM2001 SOURCE OPERANDS (R S)
A0: EQUH#0
A1: EQUH#1
A2: EQUH#2
A3: EQUH#3
A4: EQUH#4
A5: EQUH#5
A6: EQUH#6
A7: EQUH#7

; AM2001 ALU FUNCTIONS (B FUNCTION S)
ADD: EQUH#0
SUB: EQUH#1
SMB: EQUH#2
OR: EQUH#3

; AM2001 DESTINATION CONTROL
Q0: EQUH#0
Q1: EQUH#1
Q2: EQUH#2
Q3: EQUH#3
Q4: EQUH#4
Q5: EQUH#5
Q6: EQUH#6
Q7: EQUH#7

; AM2001 INSTRUCTION SET
JZ: EQUH#0; JUMP TO ADDRESS ZERO
CJS: EQUH#1; CONDITIONAL JUMP TO SUBROUTINE WITH JUMP
ADDRESS IN THE PIPELINE REGISTER
JMAP: EQUH#2; JUMP TO ADDRESS AT MAPPING FROM OUTPUT
CJP: EQUH#3; CONDITIONAL JUMP TO ADDRESS IN PIPELINE
REGISTER
PUSH: EQUH#4; PUSH STACK AND CONDITIONALLY LOAD COUNTER
JSP: EQUH#5; JUMP TO SUBROUTINE WITH STARTING ADDRESS
CONDITIONALLY SELECTED FROM THE AM2011
IN-REGISTER OR PIPELINE ADDRESS
CJF: EQUH#6; CONDITIONAL JUMP TO VECTOR ADDRESS
JRF: EQUH#7; JUMP TO ADDRESS CONDITIONALLY SELECTED FROM
M-REGISTER OR PIPELINE REGISTER
MPC: EQUH#8; REPEAT LOOP IF COUNTER IS NOT EQUAL TO ZERO
KEQUAL TO ZERO
CRTM: EQUH#9; CONDITIONAL RETURN FROM SUBROUTINE
CJFP: EQUH#10; CONDITIONAL JUMP TO PIPELINE ADDRESS AND POP
STACK
LCT: EQUH#11; LOAD COUNTER AND CONTINUE
LOOP: EQUH#12; END OF LOOP
CUNT: EQUH#13; CONTINUE TO NEXT ADDRESS
JP: EQUH#14; JUMP TO PIPELINE REGISTER ADDRESS

; AM2014 INSTRUCTION SET
MCLR: EQUH#0; MASTER CLEAR
CLRIM: EQUH#1; CLEAR ALL INTERRUPTS
CLMB: EQUH#2; CLEAR INTERRUPTS FROM M-BUS
CLMR: EQUH#3; CLEAR INTERRUPTS FROM MASK REGISTER
CLVC: EQUH#4; CLEAR INTERRUPT FROM LAST VECTOR READ
RST: EQUH#5; RESTART STATUS REGISTER
RDM: EQUH#6; READ MASK REGISTER
SETH: EQUH#7; SET MASK REGISTER

```

```

LSTA: EQU 00000000; LOAD STATUS REGISTER
BCLM: EQU 00000001; BIT CLEAR MASK REGISTER
RSTM: EQU 00000002; RESET MASK REGISTER
CLM: EQU 00000003; CLEAR MASK REGISTER
DISM: EQU 00000004; DISABLE INTERRUPT REQUEST
LPM: EQU 00000005; LOAD MASK REGISTER
RPM: EQU 00000006; RESET MASK REGISTER
ENIM: EQU 00000007; ENABLE INTERRUPT REQUEST

INTERNAL REGISTER SELECT CONTROL PATTERNS
-----
GR1: EQU 00000000; SELECTS BITS 0 THROUGH 11 OF INSTRUCTION WORD AS
GR2: EQU 00000001; REGISTER SELECT
BASE: EQU 00000002; SELECTS BITS 12 THROUGH 15
RZERO: EQU 00000003; SELECTS BASE REGISTER USING BITS 5 AND 6
CARRY SELECT CONTROL PATTERNS
-----
CONE: EQU 00000000; SELECTS LOGICAL ONE AS CARRY TO BE STORED
CZERO: EQU 00000001; SELECTS LOGICAL ZERO AS CARRY TO BE STORED
COLSB: EQU 00000002; SELECTS LSB OUTPUT OF Q REGISTER AS CARRY
CHMSB: EQU 00000003; SELECTS MSB OUTPUT OF Q REGISTER AS CARRY
CHLSB: EQU 00000004; SELECTS LSB OUTPUT OF RAM AS CARRY
CCAR: EQU 00000005; SELECTS CARRY OUTPUT FROM ALU
CRMD: EQU 00000006; SELECTS RAM MIDPOINT
CQMD: EQU 00000007; SELECTS Q MIDPOINT

NB. THERE ARE THREE CARRY LATCHES IN THE MK ONE IMPLEMENTATION.
ONE IS INTERNAL TO THE 2094 AND IS CLOKED ON EVERY MICROCYCLE.
THE OTHERS ARE THE CARRY BITS IN THE MICRO AND MACHINE STATUS REGISTERS
WHICH ARE WITHIN THE 2094 CHIP AND ARE ONLY CLOKED WHEN THE APPROPRIATE
ENABLE LINE IS HELD LOW AND THE CORRECT INSTRUCTION IS PLACED ON THE
STATUS AND SHIFT CONTROL FIELD OF THE MICROINSTRUCTION WORD.

BUS CONTROL PATTERNS
-----
THESE CONTROL WHICH DEVICE HAS ITS OUTPUT SOURCED ONTO THE INTERNAL
TRISTATE DATA BUS DURING THE CURRENT MICROCYCLE.
ONLY ONE DEVICE CAN BE SOURCED AT A TIME.

S000: EQU 00000000; DISABLES ALL CPU OUTPUTS TO D BUS
S001: EQU 00000001; SOURCES ALU ONTO D BUS
S002: EQU 00000002; SOURCES MEMORY DATA REGISTER ONTO D BUS
S003: EQU 00000003; SOURCES REGISTER FILE ONTO D BUS
S004: EQU 00000004; SOURCES FAULT REGISTER

SSTATUS: EQU 00010000; SOURCES MACHINE STATUS REGISTER
SMD001: EQU 00010001; SOURCES MANUAL DATA INPUT
SMD010: EQU 00010010; SOURCES MANUAL REGISTER SELECT FIELD
SMD011: EQU 00010011; SOURCES MICROPROGRAM DATA FIELD
SDATA: EQU 00010000; SOURCES CPU STATE DISPLAY
SSTAT: EQU 00010001; SOURCES TIMER A
STIME: EQU 00010010; SOURCES TIMER B
STIME1: EQU 00010011; SOURCES TIMER C

TEST CONDITION SELECT PATTERNS
-----
THESE CONTROL THE SOURCE OF THE TEST INPUT TO THE 20811 NEXT ADDRESS
CONTROL UNIT.

TZERO: EQU 00000000; INPUTS LOGICAL ZERO ON TEST INPUT
TZMSB: EQU 00000001; TESTS FOR ZERO MS BYTE
TZLSB: EQU 00000002; TESTS FOR ZERO LS BYTE
ONE: EQU 00000003; TESTS FOR ONEFLOW SET
MUL: EQU 00000004; TESTS FOR OUTPUT OF 402004 MULTIPLIER
INTPT: EQU 00000005; TESTS MICROINSTRUCTION REQUEST LINE
CARR: EQU 00000006; TESTS OUTPUT OF EXTERNAL CARRY LATCH
COUNT: EQU 00000007; TESTS COUNTER ZERO

TEST POLARITY SELECT PATTERNS
-----
TRUE: EQU 00010000
FALSE: EQU 00010001

ID INPUT TO 2081 SELECT CONTROL PATTERNS
-----
ABUS: EQU 00010000; SELECTS THE ADDRESS BUS (OUTPUT OF EXTERNAL REGISTER FILE)
DBUS: EQU 00010001; SELECTS THE INTERNAL TRISTATE DATA BUS

FORMAT DEFINITIONS
-----
ADDRESS
*****

THIS FORMAT IS USED TO PLACE A BRANCH ADDRESS IN BITS 0 THRU 11
OF THE MICROINSTRUCTION FOR USE IN DETERMINING THE NEXT ADDRESS IN
A JP, CJP, CJS, JSRP, JRP, RPT, CJP, OR LDCI INSTRUCTION.
VARIABLE FIELD SUBSTITUTIONS:
(1) A BINARY NUMBER NOT GREATER THAN 12 DIGITS OR A LABEL.
(THE NUMBER WILL BE RIGHT JUSTIFIED AND TRUNCATED)

```

TM ES 400

```

OVERLAY REQUIREMENTS:
THIS FORMAT MAY NOT BE OVERLAID WITH
STATSHT, DATMSHT, ENAUICK, AUICK
ADDRESS: DEF 521,12V;

STATSHT
*****

THIS FORMAT IS USED TO ENABLE THE BINARY PATTERN CONTROLLING THE AM2004
CHIP TO BE INSERTED INTO THE MICROPROGRAM WORD.

VARIABLE FIELD SUBSTITUTIONS:
(1) A 12 BIT BINARY NUMBER FORMING THE CONTROL
WORD FOR THE 2004 CHIP.
    Bit 11 (MSB) - 112
    10 - 111
    9 - 10
    8 - 18
    ....
    0 - 19

SEE AM2004 DATA SHEET FOR DEFINITION OF 10 TO 112.

OVERLAY RESTRICTIONS:
CANNOT BE OVERLAID WITH:
ADDRESS, DATMSHT, ENAUICK, AUICK.

STATSHT: DEF 521,12V

CARRYSEL
*****

THIS FORMAT IS USED TO INSERT INTO THE MICROPROGRAM WORD THE BIT PATTERN
THAT SELECTS THE SOURCE OF THE CARRY BIT THAT IS STORED IN THE
CARRY BITS OF THE MACHINE AND MICROSTATUS REGISTERS IF THEY ARE ENABLED.
IT ALWAYS DETERMINES WHAT IS STORED IN THE CARRY LATCH EXTERNAL
TO THE 2004 ON EVERY CLOCK CYCLE.

VARIABLE FIELD SUBSTITUTIONS:
(1) A THREE BIT BINARY PATTERN APPROPRIATE TO SELECT THE REQUIRED
INPUT TO THE CARRY SELECT MULTIPLIER (IC 3 CPU BOARD II)
THIS WILL NORMALLY BE SUPPLIED BY USING ONE OF THE CONSTANTS
DEFINED UNDER "CARRY SELECT CONTROL PATTERNS".

OVERLAYING RESTRICTIONS:
MUST NOT BE OVERLAID WITH
DATMSHT

```

---

```

CARRYSEL: DEF 401,3V,12X
DATMSHT: DEF 401,16V,100

RFSH
****

THIS FORMAT PRODUCES THE APPROPRIATE PATTERN IN BITS 15 AND 51 OF THE
MICROPROGRAM WORD SO THAT A REFRESH CYCLE IS GENERATED THROUGH
THE I/O PORT IF BIT 62 (REFRESH) IS HELD HIGH.

THERE ARE NO VARIABLE FIELDS.

OVERLAY RESTRICTIONS:
MAY NOT BE OVERLAID WITH DATMSHT, READ, WRITE, RWRT.

RFSH: DEF 121,800,351,800,15X

READ
****

THIS FORMAT IS THE SAME AS RFSH EXCEPT THAT A READ CYCLE IS INITIATED.

OVERLAY RESTRICTIONS:
MAY NOT BE OVERLAID WITH
DATMSHT, RFSH, WRITE, RWRT.

READ: DEF 121,801,35X,800,15X

WRITE
****

THIS FORMAT IS THE SAME AS RFSH EXCEPT THAT A WRITE CYCLE IS PRODUCED.

OVERLAY RESTRICTIONS:
MAY NOT BE OVERLAID WITH
RFSH, READ, RWRT.

WRITE: DEF 121,800,35X,801,15X

RWRT
****

THIS FORMAT IS THE SAME AS RFSH EXCEPT THAT A READ/MODIFY/WRITE
CYCLE IS PRODUCED.

OVERLAY RESTRICTIONS:
MUST NOT BE OVERLAID WITH

```

DAYINSTR, RPNR, READ, WHITE.	
DEF 121,201,351,501,151	
MACP	
***	
THIS FORMAT ALLOWS THE NEXT ADDRESS CONTROL SECTION OF THE MICROCODE WORD TO BE SET UP.	
VARIABLE FIELD SUBSTITUTIONS:	
(1) A 1 BIT BINARY FIELD. THIS SHOULD BE SET TO A ONE IF THE 2901 BRANCH ADDRESS MODIFICATION FACILITY IS REQUIRED.	
(2) A ONE BIT BINARY FIELD. THIS SHOULD BE SET TO A ONE IF A CONDITIONAL JUMP IS BEING PERFORMED AND THE CONDITION TO BE TESTED IS THE TRUE STATE OF SELECTED CONDITION INPUT. SHOULD BE SET TO ZERO. THIS CAN BE ACHIEVED BY USING THE PREVIOUSLY DEFINED CONSTANTS 'TRUE' AND 'FALSE'.	
(3) A FOUR BIT BINARY FIELD WHICH SPECIFIES WHICH OF SIXTEEN TEST CONDITION INPUTS ARE TO BE USED TO DETERMINE THE ACTION WHEN A CONDITIONAL JUMP IS REQUIRED.	
THE CONSTANTS DEFINED IN THE 'TEST CONDITION SELECT PATTERNS' SECTION CAN BE USED HERE.	
(7240, 2MSB, 2LSB, OVR, MUL, INTRPT, CARR, COUNT)	
(4) A FOUR BIT BINARY FIELD THAT SPECIFIES THE INSTRUCTION TO THE AM2901 NEXT ADDRESS CONTROL UNIT.	
THE CONSTANTS DEFINED IN THE AM2901 INSTRUCTION SET CAN BE USED HERE.	
OVERLAY RESTRICTIONS:	
MUST NOT BE OVERLAPED WITH MACSTEM IF A CONDITION TEST IS SPECIFIED.	
DEF 17000,371,801,141,471,470,1110,101	
MACP	
***	
THIS IS THE SAME AS MAC EXCEPT THAT BIT 25 IS SET TO 0 RATHER THAN 1. THIS CAUSES THE INSTRUCTION REGISTER TO BE CLOKED EITHER ON THE CURRENT CYCLE IN THE PIPELINED ARCHITECTURE OR ON THE NEXT CYCLE IN THE NON PIPELINED HARDWARE.	
DEF 17000,371,800,141,471,470,1110,101	
ALU	
***	
THIS FORMAT ENABLES THE BIT PATTERNS THAT CONTROL THE ALU TO BE INSERTED INTO THE MICROPROGRAM WORD.	
VARIABLE FIELD SUBSTITUTIONS:	
(1) A SINGLE BINARY BIT. THIS BIT SHOULD BE SET TO 0 IF THE MICROSTATUS REGISTER IS TO BE CLOKED AND ONE IF NOT.	
THIS FIELD DEFAULTS TO BINARY ONE.	
(2) A SINGLE BINARY BIT. THIS BIT SHOULD BE SET TO 0 IF THE MACHINE STATUS REGISTER IS TO BE CLOKED AND ONE IF IT IS NOT.	
THIS FIELD DEFAULTS TO BINARY ONE.	
(3) A SINGLE BINARY BIT. THE CONSTANTS DBUS OR ABUS SHOULD BE INSERTED HERE TO SPECIFY WHETHER THE DATA BUS OR THE OUTPUT OF THE EXTERNAL REGISTER FILE IS SELECTED AS THE INPUT TO THE AM2901 DATA INPUT.	
(4) A THREE BIT BINARY FIELD SPECIFYING THE DESTINATION OF THE DATA LEAVING THE 2901 ALU, WITHIN THE 2901 CHIP.	
ONE OF THE CONSTANTS DEFINED IN THE SECTION CALLED AM2901 DESTINATION CONTROL SHOULD BE USED HERE.	
(5) A THREE BIT BINARY FIELD SPECIFYING THE ALU LS BYTE FUNCTION.	
ONE OF THE CONSTANTS DEFINED IN THE SECTION CALLED AM2901 ALU FUNCTIONS SHOULD BE USED HERE.	
(6) A THREE BIT BINARY FIELD SPECIFYING THE ALU MS BYTE FUNCTION. THE CHOICE OF SUBSTITUTIONS IS AS IN (5).	
(7) A THREE BIT BINARY FIELD SPECIFYING THE ALU SOURCE CONTROL. THE SUBSTITUTION SHOULD BE CHOSEN FROM THE CONSTANTS DEFINED IN THE SECTION CALLED AM2901 SOURCE OPERANDS.	
OVERLAY RESTRICTIONS:	
CAN BE OVERLAPED WITH ANY OTHER FORMAT.	
DEF 101,17001,17001,11,111,121,351,501,201	
ALU	
***	
THIS FORMAT ALLOWS THE BIT PATTERNS THAT CONTROL THE SELECTION OF REGISTERS TO BE INSERTED INTO THE MICROPROGRAM WORD.	
VARIABLE FIELD SUBSTITUTIONS:	
(1) A TWO BIT FIELD THE CONTENTS OF WHICH IS ADDED TO THE BIT PATTERN BEING USED TO SELECT 2901 INTERNAL REGISTER 8.	
(2) A TWO BIT FIELD THE CONTENTS OF WHICH ARE ADDED TO THE BIT PATTERN	

TM FS 403

<p>BEING USED TO SELECT THE 2001 INTERNAL REGISTER A.</p> <p>(3) A TWO BIT FIELD USED TO CONTROL THE SELECTION OF 2001 INTERNAL REGISTER A. THE SUBSTITUTION MAY BE CHOSEN FROM THE CONSTANTS DEFINED IN THE SECTION CALLED "INTERNAL REGISTER SELECT CONTROL PATTERNS".</p> <p>(4) A TWO BIT FIELD USED TO CONTROL THE SELECTION OF 2001 INTERNAL REGISTER A. THE SUBSTITUTION MAY BE CHOSEN FROM THE CONSTANTS DEFINED IN THE SECTION CALLED "INTERNAL REGISTER SELECT CONTROL PATTERNS".</p> <p>(5) A FOUR BIT BINARY PATTERN USED TO SELECT THE SCRATCH (OR EXTERNAL) REGISTER. THE CONSTANTS DEFINED IN THE SECTION CALLED REGISTER DEFINITIONS (REG. 01 ETC.) CAN BE USED HERE.</p> <p>OVERLAY RESTRICTIONS: MUST NOT BE OVERLaid WITH MICINT, MACINT.</p>		<p>CRINST: CAUSES THE INSTRUCTION REGISTER TO BE LOADED ON THE CURRENT CYCLE (IF PIPELINED) OR THE NEXT CYCLE (IF NOW PIPELINED).</p> <p>CRINST: DEF 301,301,251</p> <p>CRALU: CAUSES THE 2001 CHIPS TO BE Clocked ON THE CURRENT CYCLE. REGISTERS ARE LOADED ACCORDING TO THE VARIABLE FIELD SUBSTITUTIONS IN THE ALU FORMAT.</p> <p>CRALU: DEF 51,301,501</p> <p>CRREG: CAUSES THE EXTERNAL (OR SCRATCH REGISTER FILE TO BE Clocked.</p> <p>CRREG: DEF 41,301,501</p> <p>CRMICINT: CAUSES THE MICRO INTERRUPT CONTROL UNIT TO BE Clocked (OR IN OTHER WORDS, THE INSTRUCTION TO THE 2016 IS ENABLED).</p> <p>CRMICINT: DEF 31,301,601</p> <p>CRPORT: CAUSES THE LOGIC CONTROLLING THE I/O PORTS OF THE CPU TO BE Clocked ON THE CURRENT CYCLE SO THAT AN I/O CYCLE AS DETERMINED BY THE BIT PATTERN SET UP BY THE R/ASH,READ,WRITE AND R/ASH,WRITE FORMATS IS CARRIED OUT.</p> <p>SOME OF THESE CYCLES ONLY GO THROUGH PART OF THEIR SEQUENCE AFTER ONE CLOCK POST AND NEED FURTHER CLOCKS TO COMPLETE. WHEN A CYCLE IS PART WAY THROUGH ITS SEQUENCE WHEN IT IS Clocked, THE TYPE OF CYCLE DOES NOT NEED TO BE SPECIFIED.</p> <p>CRPORT: DEF 11,301,621</p> <p>ENAUICE: THIS CAUSES THE AUXILIARY CLOCK FIELD TO BE ENABLED. NORMALLY THE FORMAT AUICE WILL BE USED TO SPECIFY THE AUXILIARY CLOCK FUNCTION.</p> <p>ENAUICE: DEF 21,301,611</p>
<p>THESE FORMATS HAVE NO VARIABLE FIELD SUBSTITUTIONS AND CAN BE USED TO SET THE APPROPRIATE BIT IN THE MICROINSTRUCTION WORD THAT CAUSES A PARTICULAR PART OF THE SYSTEM TO BE Clocked ON THE CURRENT CYCLE.</p> <p>OVERLAY RESTRICTIONS: THERE ARE NO OVERLAY RESTRICTIONS ALL OF THE MAIN CLOCK CONTROL FORMATS CAN BE USED WITH EACH OTHER AND WITH OTHER FORMATS.</p>		<p>AUICE *****</p> <p>THIS FORMAT ENABLES AN AUXILIARY CLOCKING FIELD TO BE INSERTED INTO THE MICROPROGRAM WORD.</p> <p>VARIABLE FIELD SUBSTITUTIONS: (1) A FOUR BIT BINARY FIELD THAT SPECIFIES THE EXACT CLOCKING FUNCTION BIT 0 - SET TO BINARY 1 - CAUSES STATE DISPLAY TO BE Clocked BIT 1 - CAUSES STATUS DISPLAY TO BE Clocked BIT 2 - CAUSES STATUS REGISTER TO BE Clocked BIT 3 - CAUSES MACHINE INTERRUPT UNIT TO</p>

(SEE 2004 DATA SHEET)

OVERLAY RESTRICTIONS:  
MUST NOT BE OVERLAID WITH MAC OR MACP UNLESS THE CONDITION SELECT  
VARIABLE FIELD IS LEFT TO DEFAULT, IN MAC OR MACP.

MACSTEN: DEF 401.4120000,201

END

BE Clocked.

OVERLAY RESTRICTIONS:  
MUST NOT BE OVERLAID WITH  
ADDRESS, STATUS, MACHINT.

MACSTEN: DEF 401.4V

MACINT  
000000

THIS FORMAT ENABLES THE MICROINTERRUPT CONTROL FIELD TO BE PLACED IN  
THE MICROPROGRAM WORD.

VARIABLE FIELD SUBSTITUTIONS:  
(1) A FOUR BIT BINARY FIELD WHICH IS AN INSTRUCTION FOR THE AM 2014  
RECORD PRIORITY INTERRUPT CONTROL UNIT.  
THIS INSTRUCTION CAN BE PROVIDED USING ONE OF THE CONSTANTS DEFINED  
IN THE SECTION CALLED "AM 2014 INSTRUCTION SET".

OVERLAY RESTRICTIONS:  
MUST NOT BE OVERLAID WITH REG UNLESS VARIABLE FIELD SUBSTITUTIONS  
(3) AND (4) ARE LEFT TO DEFAULT IN REG (IE DONT CARE).

MACINT: DEF 101.4V,421

MACINT  
000000

THIS FORMAT IS THE SAME AS MACINT EXCEPT THAT IT APPLIES TO THE 2014  
CONTROLLING THE MACHINE INTERRUPT STRUCTURE.

MACINT: DEF 141.4V,401

MACSTEN  
000000

THIS FORMAT ENABLES A BIT PATTERN CONTROLLING EXACTLY WHICH OF THE FIRST  
FOUR BITS OF THE MACHINE STATUS REGISTER ARE ENABLED WHEN THE MACHINE  
STATUS REGISTER, WITHIN THE 2004, IS ITSELF ENABLED.

VARIABLE FIELD SUBSTITUTIONS:  
(1) A FOUR BIT BINARY PATTERN AS FOLLOWS:  
(1) BIT 0 NOT ENABLE  
1 NOT ENABLE  
2 NOT ENABLE  
3 NOT ENABLE  
(THIS IS USED AS ONE IN THE SPEC. FOR  
AM 2004 BUT IS USED AS P IN THIS MACHINE)

Appendix D

MICROCODE SOURCE TEXT





TM FS 403

1 MAY 1981

PAGE 4

AM205/20 AMDASH MICRO ASSEMBLER, V1.2  
MIL STD 1750 PHASE 1 BIG FORMAT DEFINITION

	AS R OR S SOURCE FOR ALU
PS1 PORT CONTROL BIT 2	APPLICABLE IF CK PORT IS HIGH
PS2 MACH.STAT. NOT ENABLE	ALWAYS APPLICABLE
PS3 MICRO STATUS NOT ENABLE	ALWAYS APPLICABLE
PS4 D BUS SOURCE CONTROL FIELD	ALWAYS APPLICABLE
PS5	
PS6	
PS7	
PS8 CE ALU	ALWAYS APPLICABLE
PS9 CE RD	ALWAYS APPLICABLE
PS0 CE MIC. INTERRUPT	ALWAYS APPLICABLE
PS1 ENABLE AUX CLOCK FIELD	ALWAYS APPLICABLE
PS2 CE PORT	ALWAYS APPLICABLE
PS3 AM208K3 CONTROL	ALWAYS APPLICABLE

TITLE THE AM2080 FAMILY MEMORIC S

13 DECEMBER 1976 JEM  
UPDATED SEPT 28, 1977

AM205: INSTRUCTION SET

REGISTER DEFINITIONS

1 MAY 1981

PAGE 5

AM205/20 AMDASH MICRO ASSEMBLER, V1.2  
THE AM2080 FAMILY MEMORIC S

R0: EQU R06  
R1: EQU R01  
R2: EQU R02  
R3: EQU R03  
R4: EQU R04  
R5: EQU R05  
R6: EQU R06  
R7: EQU R07  
R8: EQU R08  
R9: EQU R09  
R10: EQU R10  
R11: EQU R11  
R12: EQU R12  
R13: EQU R13  
R14: EQU R14  
R15: EQU R15

AM2061 SOURCE OPERANDS (R S)

AQ: EQU Q06  
AB: EQU Q01  
ZQ: EQU Q02  
ZB: EQU Q03  
ZA: EQU Q04  
DA: EQU Q05  
DQ: EQU Q06  
DZ: EQU Q07

AM2061 ALU FUNCTIONS (R FUNCTION S)

ADD: EQU Q06  
SUB: EQU Q01  
SUBS: EQU Q02  
OR: EQU Q03  
AND: EQU Q04  
NOTES: EQU Q05  
XOR: EQU Q06  
XNOR: EQU Q07

AM2061 DESTINATION CONTROL

QREG: EQU Q06  
WOP: EQU Q01  
RAMP: EQU Q02  
RAMP: EQU Q03  
RAMPQ: EQU Q04

1 MAY 1981

# AM205/20 ANDASH MICRO ASSEMBLER, V1.2 THE AM2050 FAMILY MEMORIC S

PAGE 6

PAGE 7

```

RAMD: EQU Q#5
RAMQ: EQU Q#6
RAMU: EQU Q#7
;
;AM20811 INSTRUCTION SET
J2: EQU #0
CJS: EQU #1
JMAP: EQU #2
CJP: EQU #3
PUSH: EQU #4
JSEP: EQU #5
CJF: EQU #6
JFP: EQU #7
RPTC: EQU #8
RPTC: EQU #9
CRFM: EQU #A
CJFP: EQU #B
LDCT: EQU #C
LOOP: EQU #D
CONT: EQU #E
JP: EQU #F
;
;AM2014 INSTRUCTION SET
MCLR: EQU #0
CLRIF: EQU #1
CLMB: EQU #2
CLMB: EQU #3
CLBVC: EQU #4
RDVC: EQU #5
RDSTA: EQU #6
RDM: EQU #7
SPTM: EQU #8
LDSTA: EQU #9
BCLMB: EQU #A
BSTH: EQU #B
CLMB: EQU #C

```

```

; JUMP TO ADDRESS ZERO
; CONDITIONAL JUMP TO SUBROUTINE WITH JUMP
; ADDRESS IN THE PIPELINE REGISTER
; JUMP TO ADDRESS AT MAPPING FROM OUTPUT
; CONDITIONAL JUMP TO ADDRESS IN PIPELINE
; REGISTER
; PUSH STACK AND CONDITIONALLY LOAD COUNTER
; JUMP TO SUBROUTINE WITH STARTING ADDRESS
; CONDITIONALLY SELECTED FROM THE AM2011
; R-REGISTER OR PIPELINE ADDRESS
; CONDITIONAL JUMP TO VECTOR ADDRESS
; JUMP TO ADDRESS CONDITIONALLY SELECTED FROM
; AM2011 R-REGISTER OR PIPELINE REGISTER
; REPEAT LOOP IF COUNTER IS NOT EQUAL TO ZERO
; REPEAT PIPELINE ADDRESS IF COUNTER IS NOT
; EQUAL TO ZERO
; CONDITIONAL RETURN FROM SUBROUTINE
; CONDITIONAL JUMP TO PIPELINE ADDRESS AND POP
; STACK
; LOAD COUNTER AND CONTINUE
; TEST END OF LOOP
; CONTINUE TO NEXT ADDRESS
; JUMP TO PIPELINE REGISTER ADDRESS

```

```

; MASTER CLEAR
; CLEAR ALL INTERRUPTS
; CLEAR INTERRUPTS FROM M-BUS
; CLEAR INTERRUPTS FROM MASK REGISTER
; CLEAR INTERRUPT FROM LAST VECTOR READ
; READ VECTOR
; READ STATUS REGISTER
; READ MASK REGISTER
; SET MASK REGISTER
; LOAD STATUS REGISTER
; BIT CLEAR MASK REGISTER
; BIT SET MASK REGISTER
; CLEAR MASK REGISTER

```

1 MAY 1981

# AM205/20 ANDASH MICRO ASSEMBLER, V1.2 THE AM2050 FAMILY MEMORIC S

PAGE 7

```

DISM: EQU #0
LDM: EQU #1
LWM: EQU #2
ENM: EQU #3
;
;AM20811 INSTRUCTION SET
; INTERNAL REGISTER SELECT CONTROL PATTERNS
GP1: EQU #000 ; SELECTS BITS 3 THROUGH 11 OF INSTRUCTION WORD AS
GP2: EQU #001 ; SELECTS BITS 12 THROUGH 15
GP3: EQU #010 ; SELECTS BASE REGISTER USING BITS 5 AND 6
GP4: EQU #011 ; SELECTS REGISTER ZERO
;
; CARRY SELECT CONTROL PATTERNS
CONE: EQU #0000 ; SELECTS LOGICAL ONE AS CARRY TO BE STORED
CZER: EQU #0001 ; SELECTS LOGICAL ZERO AS CARRY TO BE STORED
COLR: EQU #0010 ; SELECTS LSR OUTPUT OF Q REGISTER AS CARRY
COLS: EQU #0011 ; SELECTS LSR OUTPUT OF RAM AS CARRY
CLSR: EQU #0100 ; SELECTS LSR OUTPUT OF RAM AS CARRY
CLAL: EQU #0101 ; SELECTS LSR OUTPUT FROM ALU
COMID: EQU #0110 ; SELECTS Q MIDPOINT
COMD: EQU #0111 ; SELECTS Q MIDPOINT

```

MB. THERE ARE THREE CARRY LATCHES IN THE MC ONE IMPLEMENTATION. ONE IS EXTERNAL TO THE 2004 AND IS Clocked ON EVERY MICROCLOCK. THE OTHERS ARE THE CARRY BITS IN THE MICRO AND MACHINE STATUS REGISTERS WHICH ARE WITHIN THE 2004 CHIP AND ARE ONLY Clocked WHEN THE APPROPRIATE ENABLE LAMP IS HELD LOW AND THE CORRECT INSTRUCTION IS PLACED ON THE STATUS AND SHIFT CONTROL FIELD OF THE MICROINSTRUCTION WORD.

## BUS CONTROL PATTERNS

```

; THESE CONTROL WHICH DEVICE HAS ITS OUTPUT SOURCED ONTO THE INTERNAL
; STATUS DATA BUS DURING THE CURRENT MICROCLOCK.
; ONLY ONE DEVICE CAN BE SOURCED AT A TIME.

```

```

SNOWE: EQU #0000 ; DISABLES ALL CPU OUTPUTS TO D BUS

```

TM FS 403

1 MAY 1981

PAGE 8

AMD03/29 AMDASH MICRO ASSEMBLER, V1.2  
THE AM2000 FAMILY MEMORICS

```

ZALO: EQU #0001 :SOURCES ALD ONTO D BUS
ZM0: EQU #0001 :SOURCES MEMORY DATA REGISTER ONTO DBUS
ZM1: EQU #0001 :SOURCES REGISTER FILE ONTO D BUS
ZM2: EQU #0001 :SOURCES FAULT REGISTER
ZM3: EQU #0001 :SOURCES MACHINE STATUS REGISTER
ZM4: EQU #0001 :SOURCES MANUAL DATA INPUT
ZM5: EQU #0001 :SOURCES MANUAL REGISTER SELECT FIELD
ZM6: EQU #0001 :SOURCES MICROPROGRAM DATA FIELD
ZM7: EQU #0001 :SOURCES CPU STATE DISPLAY
ZM8: EQU #0001 :SOURCES TIMER A
ZM9: EQU #0001 :SOURCES TIMER B

```

## TEST CONDITION SELECT PATTERNS

```

TESTE CONTROL THE SOURCE OF THE TEST INPUT TO THE 29011 NEXT ADDRESS
CONTROL UNIT.

```

```

TZ0: EQU #0000 :PUTS LOGICAL ZERO ON TEST INPUT
TZ1: EQU #0001 :TESTS FOR ZERO MS BYTE
TZ2: EQU #0001 :TESTS FOR ZERO LS BYTE
TZ3: EQU #0001 :TESTS FOR OVERFLOW SET
TZ4: EQU #0001 :TESTS FOR OUTPUT OF AM2004 MULTIPLIER
TZ5: EQU #0001 :TESTS MICROINTERUPT REQUEST LINE
TZ6: EQU #0001 :TESTS OUTPUT OF INTERNAL CARRY LATCH
TZ7: EQU #0001 :TESTS COUNTER ZERO

```

## TEST POLARITY SELECT PATTERNS

```

TP0: EQU #01
TP1: EQU #00

```

## D INPUT TO 2901 SELECT CONTROL PATTERNS

```

D0: EQU #00 :SELECTS THE ADDRESS BUS (OUTPUT OF INTERNAL REGISTER FILE)
D1: EQU #01 :SELECTS THE INTERNAL TRISTATE DATA BUS

```

## FORMAT DEFINITIONS

1 MAY 1981

PAGE 9

AMD03/29 AMDASH MICRO ASSEMBLER, V1.2  
THE AM2000 FAMILY MEMORICS

## ADDRESS

```

*****
THIS FORMAT IS USED TO PLACE A BRANCH ADDRESS IN BITS 0 THRU 11
OF THE MICROINSTRUCTION FOR USE IN DETERMINING THE NEXT ADDRESS IN
A JT, CJT, CJS, JSRP, JRP, RPCT, CJPP OR LDCT INSTRUCTION.
VARIABLE FIELD SUBSTITUTIONS:
(1) A BINARY NUMBER NOT GREATER THAN 12 DIGITS OR A LABEL.
(THE NUMBER WILL BE RIGHT JUSTIFIED AND TRUNCATED)

```

## OVERLAY REQUIREMENTS:

```

THIS FORMAT MAY NOT BE OVERLAIN WITH
STATSHT, DATINSRT, EMAUICK, AUICK

```

```

ADDRESS: DEF 52X,12Y:

```

## STATSHT

```

*****
THIS FORMAT IS USED TO ENABLY THE BINARY PATTERN CONTROLLING THE AM2004
CHIP TO BE INSERTED INTO THE MICROPROGRAM WORD.

```

## VARIABLE FIELD SUBSTITUTIONS:

```

(1) A 12 BIT BINARY NUMBER FORMING THE CONTROL
WORD FOR THE 2904 CHIP.

```

```

BIT 11 (MSB) - 112
          10 - 111
           9 - 10
           8 - 19
           7 - ...
           6 - 10

```

```

SEE AM2004 DATA SHEET FOR DEFINITION OF 10 TO 112.

```

## OVERLAY RESTRICTIONS:

```

CANNOT BE OVERLAIN WITH:
ADDRESS, DATINSRT, EMAUICK, AUICK.

```

```

STATSHT: DEF 52X,12Y

```

1 MAY 1981

ANDOS/20 ANDAM MICRO ASSEMBLER, V1.2  
THE AM2000 FAMILY MEMORICS

PAGE 10

CARRYSEL  
00000000

THIS FORMAT IS USED TO INSERT INTO THE MICROPROGRAM WORD THE BIT PATTERN THAT SELECTS THE SOURCE OF THE CARRY BIT THAT IS STORED IN THE CARRY LATCH. CARRY BITS OF THE MACHINE AND MICROSTATUS REGISTERS IF THEY ARE ENABLED. IT ALWAYS DETERMINES WHAT IS STORED IN THE CARRY LATCH EXTERNAL TO THE 2004 ON EVERY CLOCK CYCLE.

VARIABLE FIELD SUBSTITUTIONS:

(1) A THREE BIT BINARY PATTERN APPROPRIATE TO SELECT THE REQUIRED INPUT TO THE CARRY SELECT MULTIPLIER (IC 3 CPU BOARD 11). THIS WILL NORMALLY BE SUPPLIED BY USING ONE OF THE CONSTANTS DEFINED UNDER "CARRY SELECT CONTROL PATTERNS".

OVERLAYING RESTRICTIONS:  
MUST NOT BE OVERLAID WITH  
DATINSTR

CARRYSEL: DFF 491.3V.12X

DATINSTR: DFF 491.10V:0V

REFRESH  
00000000

THIS FORMAT PRODUCES THE APPROPRIATE PATTERN IN BITS 15 AND 31 OF THE MICROPROGRAM WORD SO THAT A REFRESH CYCLE IS GENERATED THROUGH THE I/O PORT 17 BIT 62 (REPORT) IS HELD HIGH.

THERE ARE NO VARIABLE FIELDS.

OVERLAY RESTRICTIONS:

MAY NOT BE OVERLAID WITH DATINSTR, READ, WRITE, RMWRT.

REFRESH: DFF 121.000.351.000.15X

READ  
00000000

THIS FORMAT IS THE SAME AS REFRESH EXCEPT THAT A READ CYCLE IS INITIATED.

1 MAY 1981

ANDOS/20 ANDAM MICRO ASSEMBLER, V1.2  
THE AM2000 FAMILY MEMORICS

PAGE 11

OVERLAY RESTRICTIONS:  
MAY NOT BE OVERLAID WITH  
DATINSTR, REFRESH, WRITE, RMWRT.

READ: DFF 121.001.351.000.15X

WRITE  
00000000

THIS FORMAT IS THE SAME AS REFRESH EXCEPT THAT A WRITE CYCLE IS PRODUCED.

OVERLAY RESTRICTIONS:  
MAY NOT BE OVERLAID WITH  
REFRESH, READ, RMWRT.

WRITE: DFF 121.000.351.001.15X

RMWRT  
00000000

THIS FORMAT IS THE SAME AS REFRESH EXCEPT THAT A READ/MODIFY/WRITE CYCLE IS PRODUCED.

OVERLAY RESTRICTIONS:  
MUST NOT BE OVERLAID WITH  
DATINSTR, REFRESH, READ, WRITE.

RMWRT: DFF 121.001.351.001.15X

MAC  
00000000

THIS FORMAT ALLOWS THE NEXT ADDRESS CONTROL SECTION OF THE MICROCODE WORD TO BE SET UP.

VARIABLE FIELD SUBSTITUTIONS

(1) A 1 BIT BINARY FIELD. THIS SHOULD BE SET TO A ONE IF THE 20043 BRANCH ADDRESS MODIFICATION FACILITY IS REQUIRED. THIS FIELD DEFAULTS TO BINARY ZERO.

(2) A ONE BIT BINARY FIELD WHICH SHOULD BE SET TO A ONE IF A CONDITIONAL JUMP IS BEING PERFORMED AND THE CONDITION TO

TM FS 403

1 MAY 1981

PAGE 12

AMDOS/29 ANDASH MICRO ASSEMBLER, V1.2  
THE AM2900 FAMILY MEMORICS

BE TESTED IS THE TRUE STATE OF A SELECTED CONDITION INPUT.  
IF THE FALSE STATE OF THE CONDITION IS TO BE TESTED THE BIT  
SHOULD BE SET TO ZERO. THIS CAN BE ACHIEVED BY USING THE  
PREVIOUSLY DEFINED CONSTANTS 'TRUE' AND 'FALSE'.

(3) A FOUR BIT PRIMARY FIELD WHICH SPECIFIES WHICH OF SIXTEEN TEST  
CONDITION INPUTS ARE TO BE USED TO DETERMINE THE ACTION  
WHEN A CONDITIONAL JUMP IS REQUIRED.

THE CONSTANTS DEFINED IN THE 'TEST CONDITION SELECT PATTERNS'  
SECTION CAN BE USED HERE.

(ZERO, ZMSB, ZLSB, OVR, MUI, INTRPT, CARP, COUNT)

(4) A FOUR BIT PRIMARY FIELD THAT SPECIFIES THE INSTRUCTION 'O'

THE AM29011 NEXT ADDRESS CONTROL UNIT.  
THE CONSTANTS DEFINED IN THE AM29011 INSTRUCTION SET CAN BE USED  
HERE.

#### OVERLAY RESTRICTIONS:

MUST NOT BE OVERLAID WITH MACSTEM IF A CONDITION TEST IS SPECIFIED.

MAC: DEF 1F000.37F,001.1FF.4FF.4FB0110.10F

MACP  
0000

THIS IS THE SAME AS MAC PCEPPT THAT BIT 25 IS SET TO 0 RATHER THAN 1.  
THIS CAUSES THE INSTRUCTION REGISTER TO BE CLOKED EITHER ON THE CURRENT  
CYCLE IN THE PIPELINED ARCHITECTURE OR ON THE NEXT CYCLE IN THE NON  
PIPELINED HARDWARE.

MACP: DEF 1F000.37F,000.1FF.4FF.4FB0110.10F

ALU  
0000

THIS FORMAT ENABLES THE BIT PATTERNS THAT CONTROL THE ALU TO BE INSERTED  
INTO THE MICROPROGRAM WORD.

VARIABLE FIELD SUBSTITUTIONS:

(1) A SINGLE BINARY BIT. THIS BIT SHOULD BE SET TO 0 IF THE MICROSTATUS  
REGISTER IS TO BE CLOKED AND ONE IF NOT.  
THIS FIELD DEFAULTS TO BINARY ONE.

(2) A SINGLE BINARY BIT. THIS BIT SHOULD BE SET TO 0 IF THE MACHINE

1 MAY 1981

PAGE 13

AMDOS/29 ANDASH MICRO ASSEMBLER, V1.2  
THE AM2900 FAMILY MEMORICS

STATUS REGISTER IS TO BE CLOKED AND ONE IF IT IS NOT.  
THIS FIELD DEFAULTS TO BINARY ONE.

(3) A SINGLE BINARY BIT. THE CONSTANTS DBUS OR ABUS SHOULD BE  
INSERTED HERE TO SPECIFY WHETHER THE DATA BUS  
OR THE OUTPUT OF THE INTERNAL REGISTER FILE IS SELECTED AS THE  
INPUT TO THE AM2901 DATA INPUT.

(4) A THREE BIT BINARY FIELD SPECIFYING THE DESTINATION OF THE DATA  
LEAVING THE 2901 ALU, WITHIN THE 2901 CHIP.  
ONE OF THE CONSTANTS DEFINED IN THE SECTION CALLED AM2901 DESTINATION  
CONTROL SHOULD BE USED HERE.

(5) A THREE BIT BINARY FIELD SPECIFYING THE ALU LS BYTE FUNCTION.  
ONE OF THE CONSTANTS DEFINED IN THE SECTION CALLED AM2901 ALU FUNCTIONS  
SHOULD BE USED HERE.

(6) A THREE BIT BINARY FIELD SPECIFYING THE ALU MS BYTE FUNCTION. THE  
CHOICE OF SUBSTITUTIONS IS AS IN (5).

(7) A THREE BIT BINARY PATTERN SPECIFYING THE ALU SOURCE CONTROL.  
THE SUBSTITUTION SHOULD BE CHOSEN FROM THE CONSTANTS DEFINED IN  
THE SECTION CALLED AM2901 SOURCE OPERANDS.

#### OVERLAY RESTRICTIONS:

CAN BE OVERLAID WITH ANY OTHER FORMAT.

LU: DEF 10F.1FB01.1FB01.1F.1FF.12F.3FF.3FF.3FF.20F

REG  
0000

THIS FORMAT ALLOWS THE BIT PATTERNS THAT CONTROL THE SELECTION OF REGISTERS  
TO BE INSERTED INTO THE MICROPROGRAM WORD.

#### VARIABLE FIELD SUBSTITUTIONS:

(1) A TWO BIT FIELD THE CONTENTS OF WHICH IS ADDED TO THE PIT PATTERN  
BEING USED TO SELECT 2901 INTERNAL REGISTER A.

(2) A TWO BIT FIELD THE CONTENTS OF WHICH ARE ADDED TO THE PIT PATTERN  
BEING USED TO SELECT THE 2901 INTERNAL REGISTER A.

1 MAY 1981

PAGE 14

AMDOS/29 ANDASH MICRO ASSEMBLER, V1.2  
THE AM2900 FAMILY MEMORICS

- (3) A TWO BIT FIELD USED TO CONTROL THE SELECTION OF 2901 INTERNAL REGISTER A. THE SUBSTITUTION MAY BE CHOSEN FROM THE CONSTANTS DEFINED IN THE SECTION CALLED 'INTERNAL REGISTER SELECT CONTROL PATTERNS'.
- (4) A TWO BIT FIELD USED TO CONTROL THE SELECTION OF 2901 INTERNAL REGISTER A. THE SUBSTITUTION MAY BE CHOSEN FROM THE CONSTANTS DEFINED IN THE SECTION CALLED 'INTERNAL REGISTER SELECT CONTROL PATTERNS'.

- (5) A FOUR BIT BINARY PATTERN USED TO SELECT THE SCRATCH (OR EXTERNAL) REGISTER. THE CONSTANTS DEFINED IN THE SECTION CALLED REGISTER DEFINITIONS (R0,R1 ETC.) CAN BE USED HERE.

## OVERLAY RESTRICTIONS:

MUST NOT BE OVERLAID WITH  
MICINT, MACINT.

REG: DEF 14X,29X,29X,29X,49X,38X

DBUS  
----

THIS FORMAT ENABLES THE BIT PATTERN THAT CONTROLS THE SOURCING OF OUTPUTS ONTO THE DBUS TO BE INSERTED INTO THE MICROPROGRAM WORD.

## VARIABLE FIELD SUBSTITUTIONS:

- (1) A FOUR BIT BINARY PATTERN THAT SELECTS ONE OF THE DEVICES CAPABLE OF DRIVING THE DBUS.  
THE CONSTANTS DEFINED IN THE SECTION CALLED 'BUS CONTROL PATTERNS' SHOULD BE USED AS SUBSTITUTIONS HERE.

## OVERLAY RESTRICTIONS:

MAY BE OVERLAID WITH ANY OTHER FORMAT.

DBUS: DFF 6X,4X,54X

## MAIN CLOCK CONTROL FORMATS

-----

THESE FORMATS HAVE NO VARIABLE FIELD SUBSTITUTIONS AND CAN BE USED TO SET THE APPROPRIATE BIT IN THE MICROINSTRUCTION WORD THAT CAUSES

1 MAY 1981

PAGE 15

AMDOS/29 ANDASH MICRO ASSEMBLER, V1.2  
THE AM2900 FAMILY MEMORICS

- A PARTICULAR PART OF THE SYSTEM TO BE Clocked ON THE CURRENT CYCLE.

OVERLAY RESTRICTIONS:  
THERE ARE NO OVERLAY RESTRICTIONS ALL OF THE MAIN CLOCK CONTROL FORMATS CAN BE USED WITH EACH OTHER AND WITH OTHER FORMATS.

CKINST: CAUSES THE INSTRUCTION REGISTER TO BE LOADED ON THE CURRENT CYCLE (IF PIPELINED) OR THE NEXT CYCLE (IF NON PIPELINED).

CKINST: DEF 38X,B41,25X

CKALU: CAUSES THE 2901 CRIPS TO BE Clocked ON THE CURRENT CYCLE. REGISTERS ARE LOADED ACCORDING TO THE VARIABLE FIELD SUBSTITUTIONS IN THE ALU FORMAT.

CKALU: DEF 5X,B41,59X

CKREG: CAUSES THE EXTERNAL (OR SCRATCH REGISTER FILE TO BE Clocked.

CKREG: DFF 4X,B41,50X

CKINTC: CAUSES THE MICRO INTERRUPT CONTROL UNIT TO BE Clocked (OR IN OTHER WORDS, THE INSTRUCTION TO THE 2914 IS ENABLED).

CKMICINT: DEF 3X,B41,60X

CKREPORT: CAUSES THE LOGIC CONTROLLING THE I/O PORTS OF THE CPU TO BE Clocked ON THE CURRENT CYCLE SO THAT AN I/O CYCLE AS DETERMINED BY THE BIT PATTERN SET UP BY THE REFSH,READ,WRITE AND RWMT FORMATS IS CARRIED OUT.

SOME OF THESE CYCLES ONLY GO THROUGH PART OF THEIR SEQUENCE AFTER ONE CLOCK PORT AND NEED FURTHER CLOCKS TO COMPLETE. WITHIN A CYCLE IS PART WAY THROUGH ITS SEQUENCE WHEN IT IS Clocked. THE TYPE OF CYCLE DOES NOT NEED TO BE SPECIFIED.

CKREPORT: DEF 1X,B41,62X

ENAUICK: THIS CAUSES THE AUXILIARY CLOCK FIELD TO BE ENABLED NORMALLY THE FORMAT AUICK WILL BE USED TO SPECIFY THE AUXILIARY CLOCK FUNCTION.

ENAUICK: DEF 2X,B41,61X

IM FS 403

1 MAY 1981

PAGE 16

AMDOS/29 AMDASH MICRO ASSEMBLER, V1.2  
THE AM2900 FAMILY MNEMONICS

AUICK  
\*\*\*\*\*

THIS FORMAT ENABLES AN AUXILIARY CLOCKING FIELD TO BE INSERTED INTO THE MICROPROGRAM WORD.

VARIABLE FIELD SUBSTITUTIONS:

- (1) A FOUR BIT BINARY FIELD THAT SPECIFIES THE EXACT CLOCKING FUNCTION  
 BIT 0 - SET TO BINARY 1 - CAUSES DISPLAY TO BE Clocked  
 BIT 1 - CAUSES STATUS DISPLAY TO BE Clocked  
 BIT 2 - CAUSES STATUS REGISTER TO BE Clocked  
 BIT 3 - CAUSES MACHINE INTERRUPT UNIT TO BE Clocked.

OVERLAY RESTRICTIONS:

MUST NOT BE OVERLAID WITH  
 ADDRESS, STATUS, DATINSRT.

AUICK: DFF 60E.4F

MICINT  
\*\*\*\*\*

THIS FORMAT ENABLES THE MICROINTERRUPT CONTROL FIELD TO BE PLACED IN THE MICROPROGRAM WORD.

VARIABLE FIELD SUBSTITUTIONS:

- (1) A FOUR BIT BINARY FIELD WHICH IS AN INSTRUCTION FOR THE AM 2914  
 VECTORED PRIORITY INTERRUPT CONTROL UNIT.  
 THIS INSTRUCTION CAN BE PROVIDED USING ONE OF THE CONSTANTS DEFINED  
 IN THE SECTION CALLED 'AM 2914 INSTRUCTION SET'.

OVERLAY RESTRICTIONS:

MUST NOT BE OVERLAID WITH REG UNLESS VARIABLE FIELD SUBSTITUTIONS  
 (3) AND (4) ARE LEFT TO DEFAULT IN REG (IE DONT CARE).

MICINT: DFF 19E.4F.42E

MICINT  
\*\*\*\*\*

1 MAY 1981

PAGE 17

AMDOS/29 AMDASH MICRO ASSEMBLER, V1.2  
THE AM2900 FAMILY MNEMONICS

THIS FORMAT IS THE SAME AS MICINT EXCEPT THAT IT APPLIES TO THE 2914  
 CONTROLLING THE MACHINE INTERRUPT STRUCTURE.

MICINT: DFF 14E.4F.40E

MAGSTEN  
\*\*\*\*\*

THIS FORMAT ENABLES A BIT PATTERN CONTROLLING EXACTLY WHICH OF THE FIRST  
 FOUR BITS OF THE MACHINE STATUS REGISTER ARE ENABLED WHEN THE MACHINE  
 STATUS REGISTER, WITHIN THE 2904, IS ITSELF ENABLED.

VARIABLE FIELD SUBSTITUTIONS:

- (1) A FOUR BIT BINARY PATTERN AS FOLLOWS:

- BIT 0 NOT ENABLE  
 1 NOT ENABLE  
 2 NOT ENABLE  
 3 NOT ENABLE

(THIS IS USED AS OVR IN THE SPEC. FOR  
 AM 2904 PUT IS USED AS P IN THIS MACHINE)

(SEE 2904 DATA SHEET)

OVERLAY RESTRICTIONS:

MUST NOT BE OVERLAID WITH MAC OR MACP UNLESS THE CONDITION SELECT  
 VARIABLE FIELD IS LEFT TO DEFAULT IN MAC OR MACP.

MAGSTEN: DFF 40E.4F.0008.4F

END

TOTAL PHASE 1 ERRORS - 0

1 MAY 1981

PAGE 1

ANDOS/20 AMDASH MICRO ASSEMBLER, VI.8  
 EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)  
 TITLE EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)  
 RELEVANT VERSION OF STANDARD -- MARCH 1, 1980 -- MIL-STD-1750A  
 TARGET HARDWARE -- MIL-STD-1750 RIG MELA  
 FIRMWARE VERSION 1A.0  
 DATE OF RELEASE -- JUNE 1, 1980 S.J.SHIMPION RAE(P)/FS5

1 MAY 1981

PAGE 2

ANDOS/20 AMDASH MICRO ASSEMBLER, VI.8  
 EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

P: EQU H#FFFF

SECOND E MICROCODE ADDRESSES  
 \*\*\*\*\*

FFFF PLGRIGR2: EQU H#50E  
 950E REGSELBIT: EQU H#5E9  
 95E1 SELBIT: EQU H#5E1  
 947A SEFTMD16: EQU H#47A  
 9504 SEFTMD32: EQU H#504  
 9446 SEFTMN: EQU H#446  
 954B TOPCD400: EQU H#54B  
 957E TOPCD402: EQU H#57E  
 9497 TOPCD404: EQU H#497  
 9418 TOPCD405: EQU H#418  
 945A TOPCD40C: EQU H#45A  
 9493 TOPCD40Z: EQU H#493  
 948A TOPCD40F: EQU H#48A  
 940F TOPCD411: EQU H#40F  
 9420 TOPCD4A2: EQU H#420  
 9429 TOPCD4A4: EQU H#429  
 943C TOPCD4A6: EQU H#43C  
 9497 TOPCD4A7: EQU H#497  
 948E TOPCD4A9: EQU H#48E  
 949C TOPCD4A0: EQU H#49C  
 9462 TOPCD4AA: EQU H#462  
 TOPCD4AB: EQU H#4AB

THIS FIRMWARE CONTROLS ALL THE BASIC MACHINE FUNCTIONS EXCLUDING THE  
 ACTUAL CARRYING OUT OF INSTRUCTIONS.

THE FUNCTIONS LOAD INTERNAL REGISTER, DISPLAY INTERNAL REGISTER AND  
 OBTAIN TEST INSTRUCTION ARE NOT INCLUDED.

9443 ORG H#0  
 9999: RESET SEQUENCE START  
 9999: RESET: MAC ...JP



TM FS 403

1 MAY 1981

PAGE 3

AMOS/20 ANDAM MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EWSL)

```

/ 6 ADDRESS RESET
/ 6 ALU
: INTERRUPT A SEQUENCE START
0001 SINTPTA: MAC ...JP
/ 6 ADDRESS INTRPTA
/ 6 ALU
: INTERRUPT B SEQUENCE START
0002 SINTPTB: MAC ...JP
/ 6 ADDRESS INTRPTB
/ 6 ALU
: SPARE SEQUENCE START
0003 SPADULTS: MAC ...JP
/ 6 ADDRESS PAULTSV
/ 6 ALU
: SPARE SEQUENCE START
0004 SPARE4: MAC ...JP
/ 6 ADDRESS HALTEST
/ 6 ALU
: FRONT PANEL SERVICE SEQUENCE START
0005 SPANEL: MAC ...JP
/ 6 ADDRESS PANEL
/ 6 ALU
: SPARE SEQUENCE START
0006 SPARES: MAC ...JP
/ 6 ADDRESS HALTEST
/ 6 ALU
: REFRESH SEQUENCE START (DUMMY)
0007 SPREFRESH: MAC ...JP
/ 6 ADDRESS HALTEST
/ 6 ALU
: FRONT PANEL SERVICE SEQUENCE STARTS
-----
ONG 0010

```

1 MAY 1981

PAGE 4

AMOS/20 ANDAM MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EWSL)

```

0010 RESET: MAC ...JP
0010 / 6 ADDRESS SRESET
/ 6 ALU
: RUN
: ---
0011 SRUM: MAC ...JP & BADDRESS RUN & ALU
: HALT
: ---
0012 SHALT: MAC ...JP & BADDRESS HALT & ALU
: SINGLE STEP
0013 SSINGSTP: MAC ...JP & BADDRESS SINGSTP & ALU
: LOAD PROGRAM COUNTER
0014 SLOADPC: MAC ...JP & BADDRESS LOADPC & ALU
: LOAD MEMORY
0015 SLOADMEM: MAC ...JP & BADDRESS LOADMEM & ALU
: SPARE FUNCTION START
0016 SSPAREP1: MAC ...JP
/ 6 ADDRESS HALTEST
: SPARE FUNCTION START
0017 SSPAREP2: MAC ...JP
/ 6 ADDRESS HALTEST
: SPARE FUNCTION START
0018 SSPAREP3: MAC ...JP
/ 6 ADDRESS HALTEST
: SPARE FUNCTION START

```

1 MAY 1981

PAGE 5

ANDOS/20 ANDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EWSL)

0019 SPAREP4: MAC ...JP  
/ 6  
ALU ...CONT  
: SPARE FUNCTION START

001A SPAREP5: MAC ...JP  
/ 6  
ALU ...CONT  
: SPARE FUNCTION START

001B SPAREP6: MAC ...JP  
/ 6  
ALU ...CONT  
: SPARE FUNCTION START

001C LOADREG: MAC ...JP & ADDRESS LOADREG & ALU  
/ 6  
ALU ...CONT  
: LOAD REGISTER

001D DISPPC: MAC ...JP & ADDRESS DISPPC & ALU  
/ 6  
ALU ...CONT  
: DISPLAY PROGRAM COUNTER

001E DISPMEM: MAC ...JP & ADDRESS DISPMEM & ALU  
/ 6  
ALU ...CONT  
: DISPLAY MEMORY

001F DISPPC: MAC ...JP & ADDRESS DISPPC & ALU  
/ 6  
ALU ...CONT  
: DISPLAY PROGRAM COUNTER

001G DISPMEM: MAC ...JP & ADDRESS DISPMEM & ALU  
/ 6  
ALU ...CONT  
: DISPLAY MEMORY

001H DISPPC: MAC ...JP & ADDRESS DISPPC & ALU  
/ 6  
ALU ...CONT  
: DISPLAY PROGRAM COUNTER

001I DISPMEM: MAC ...JP & ADDRESS DISPMEM & ALU  
/ 6  
ALU ...CONT  
: DISPLAY MEMORY

001J DISPPC: MAC ...JP & ADDRESS DISPPC & ALU  
/ 6  
ALU ...CONT  
: DISPLAY PROGRAM COUNTER

1 MAY 1981

PAGE 6

ANDOS/20 ANDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EWSL)

0020 H0000: MAC ...CONT  
/ 6  
ALU ...CONT  
: (1) THE STATUS WORD IS LOADED INTO THE Q REGISTER FROM EXTERNAL REGISTER

0021 H0001: MAC ...CONT  
/ 6  
ALU ...CONT  
: (2) BIT 15 OF THE STATUS WORD IS SET TO ZERO TO INDICATE MACHINE HALT

0022 H0002: MAC ...CONT  
/ 6  
ALU ...CONT  
: (3) THE NEW STATUS WORD IS LOADED INTO THE MACHINE STATE DISPLAY LATCH AND EXTERNAL REGISTER NUMBER 4.

0023 H0003: MAC ...CONT  
/ 6  
ALU ...CONT  
: (4) RETURN TO HALTEST SEQUENCE.

0024 H0004: MAC ...CONT  
/ 6  
ALU ...CONT  
: (5) RETURN TO HALTEST SEQUENCE.

HALT FUNCTION

0025 H0005: MAC ...CONT  
/ 6  
ALU ...CONT  
: (1) THE STATUS WORD IS LOADED INTO THE Q REGISTER FROM EXTERNAL REGISTER #4

0026 H0006: MAC ...CONT  
/ 6  
ALU ...CONT  
: (2) BIT 15 OF THE STATUS WORD IS SET TO ZERO TO INDICATE MACHINE HALT.

0027 H0007: MAC ...CONT  
/ 6  
ALU ...CONT  
: (3) THE NEW STATUS WORD IS LOADED INTO THE MACHINE STATE DISPLAY LATCH AND EXTERNAL REGISTER NUMBER 4.

TM FS 403

1 MAY 1981

PAGE 7

AMDOS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EWSL)

```

/ 6 DBUS DATA
/ 6 DATINSTR D032767 ; MASK 0111111111111111
/ 6 CEALU
: (3) THE NEW MACHINE STATUS WORD IS LOADED INTO THE MACHINE STATE DISPLAY LATCH
: AND EXTERNAL REGISTER #4
0020 / 6 MAC ...CONT
/ 6 ALU ...QREG. OR. OR. ZQ
/ 6 REG ...R2
/ 6 DBUS SALU
/ 6 ENAUIKE
/ 6 AUICK B00010
/ 6 CEREQ
: (4) RETURN TO HALTEST SEQUENCE
0027 / 6 MAC ...JP
/ 6 ADDRESS HALTEST
/ 6 ALU
: LOAD REGISTER
: (1) REGISTER SELECT TAKES PLACE
0028 / 6 LOADREG: MAC ,PULSE.TZPRO.CJS
/ 6 ALU
/ 6 ADDRESS MANREGST
: (2) THE CONTENTS OF THE SWITCH FIELD ARE LOADED INTO THE SELECTED REGISTER.
0029 / 6 MAC ...JP
/ 6 ALU ...DBUS.RAMU. OR. OR. DZ
/ 6 REG ...R2
/ 6 DBUS SHANDT
/ 6 ADDRESS HALTEST
/ 6 CEALU
: DISPLAY REGISTER
: (1) REGISTER SELECT TAKES PLACE
002A / 6 DISPREG: MAC ,PULSE.TZPRO.CJS
/ 6 ALU
/ 6 ADDRESS MANREGST

```

1 MAY 1981

PAGE 8

AMDOS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EWSL)

```

: (2)
: THE CONTENTS OF THE SELECTED REGISTER ARE PLACED IN THE DISPLAY LATCH.
002B / 6 MAC ...CONT
/ 6 ALU ...MOP. OR. OR. ZA
/ 6 REG ...R2
/ 6 DBUS SALU
/ 6 ENAUIKE
/ 6 AUICK B0001
: (3) JUMP TO HALTEST TAKES PLACE
002C / 6 MAC ...JP
/ 6 ADDRESS HALTEST
/ 6 ALU
: REGISTER SELECT ROUTINE
: (1) THE CONTENTS OF INTERNAL REGISTER ZERO ARE TEMPORARILY STORED IN THE
: Q REGISTER.
002D / 6 MANREGST: MAC ...CONT
/ 6 ALU ...QREG. OR. OR. ZA
/ 6 REG ...RZERO
/ 6 CEALU
: (2) THE REGISTER SELECT FIELD IS LOADED INTO IR0 AND CIRCULARLY UPSHIFTED.
002E / 6 MAC ...CONT
/ 6 ALU ...DBUS.RAMU. OR. OR. DZ
/ 6 STATSHFT B0001000000000
/ 6 REG ...RZERO
/ 6 DBUS SHANRG
/ 6 CEALU
: (3) THE CONTENTS OF IR0 ARE UPSHIFTED
002F / 6 MAC ...CONT
/ 6 ALU ...RAMU. OR. OR. ZB
/ 6 REG ...RZERO
/ 6 STATSHFT B0001000000000
/ 6 DBUS SALU
/ 6 CEALU
: (4) THE CONTENTS OF IR0 ARE UPSHIFTED
0030 / 6 MAC ...CONT
/ 6 ALU ...RAMU. OR. OR. ZB
/ 6 REG ...RZERO
/ 6 STATSHFT B0001000000000
/ 6 CEALU

```



TM FS 403

1 MAY 1981

PAGE 11

ANDOS/28 ANDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

```

/ 5 DBUS SMANDT
/ 5 CEPORT & CEALU
/ 5 ENAUCK & STATSHPT B#010000000001

```

```

(2) THE INCREMENTED PC CONTENTS ARE PLACED IN ZR0 AND JUMP TAKES PLACE
TO HALTEST.

```

```

/ 5 MAC ...JP & ALU ...NOP,OR,OR,ZQ & CEREQ & REG ....R0
/ 5 DBUS SALU & ADDRESS HALTEST

```

```

DISPLAY STATUS
*****

```

0039 DISPTAT: MAC ...CONT &amp; ALU &amp; DBUS SSTATUS &amp; ENAUCK &amp; STATSHPT B#000000100001

003C MAC ...JP &amp; ALU &amp; ADDRESS HALTEST

```

SINGLE STEP
-----

```

```

A SINGLE MACHINE INSTRUCTION IS EXECUTED AND THE PROGRAM COUNTER IS
INCREMENTED.

```

```

(1) THE INSTRUCTION FROM MEMORY IS FETCHED

```

```

003D SINGSTP: MAC ...CONT
/ 5 ALU ...R0
/ 5 REG ....R0
/ 5 CEPORT
/ 5 READ

```

```

(2) THE INSTRUCTION IS LOADED INTO THE INSTRUCTION REGISTER AND EN1.
JUMP SUB TAKES PLACE TO EXECUTE.

```

```

003E MACP .FALSE,ZZERO,CJS
/ 5 ADDRESS EXECUTE
/ 5 ALU
/ 5 DBUS SMEM
/ 5 REG ....R1
/ 5 CEREQ

```

```

(4) JUMP TO HALTEST TAKES PLACE.

```

```

003F MAC ...JP
/ 5 ADDRESS HALTEST

```

1 MAY 1981

PAGE 12

ANDOS/28 ANDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

```

/ 5 ALU

```

```

FRONT PANEL SERVICE SEQUENCE
-----

```

```

(1) THE MICROINTERUPT THAT CAUSED ENTRY INTO THIS AREA IS CLEARED.
0040 PANEL: MAC ...CONT
/ 5 MICINT CLVYC
/ 5 MICINT CLVYC
/ 5 CERICINT

```

```

(2) THE STATUS REGISTER IN THE MICROINTERUPT UNIT IS LOADED WITH ZERO.

```

```

0041 MAC ...CONT
/ 5 ALU
/ 5 DBUS SDATA
/ 5 DATINSTR B#0
/ 5 MICINT SDATA
/ 5 CERICINT

```

```

(3) A VECTOR JUMP IS MADE TO THE APPROPRIATE FRONT PANEL SERVICE SEQUENCE.
MAC .FALSE,ZZERO,CJV & ALU

```

```

HALTEST SEQUENCE
-----

```

```

(3) A CHECK IS STARTED TO SEE IF HALT HAS BEEN SET.
THE MACHINE STATEWORD IS PASSED THROUGH THE ALU AND SHIPPED UP SO THAT THE
MOST SIGNIFICANT BIT GOES INTO THE CARRY. THE ALU IS NOT CLOCEED SO THAT NO
REGISTERS ARE LOADED.

```

```

0043 HALTEST: MAC ...CONT
/ 5 ALU ...RUS,RAMU,OR,OR,DZ
/ 5 STATSHPT B#000100000000
/ 5 CERICINT CERICR
/ 5 DBUS SALU
/ 5 REG ....R4

```

```

(4) A BRANCH OCCURS TO THE FETCH SEQUENCE IF THE CARRY LATCH HAS BEEN SET
IMPLYING THAT THERE WAS A ONE IN THE MSB OF THE MACHINE STATE WORD.
MAC .TRUE,CARRY,CJP
/ 5 ADDRESS FETCH

```

```

0044 / 5

```

1 MAY 1981

PAGE 12

AMD05/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

```

/ 5      ALU
:
: (5) THE MICROINTERRUPT IS TESTED TO SEE IF AN INTERRUPT HAS OCCURRED.
0045 HALTED:  NAC ,FALSE,INTPT,CJY
/ 5      ALU
/ 5      MICINT RDVC & CEMICINT
:
: (6) AN UNCONDITIONAL JUMP IS MADE TO HALTED.
0046      NAC ,...JP
/ 5      ADDRESS HALTED
/ 5      ALU
:
:-----:
: FETCH SEQUENCE
:
: (1) THE PROGRAM COUNTER VALUE IN Q IS PLACED IN THE PC (ERR: JUMP TABLE)
: PLACE TO THE EXECUTE ROUTINE.
0047 FETCH:  NAC ,FALSE,ZERO,CJS
/ 5      ALU
/ 5      ADDRESS EXECUTE
:
: (2) THIS IS THE ENTRY POINT TO THE FETCH SEQUENCE.
: A CONDITIONAL JUMP OCCURS TO THE MICROINTERRUPT SERVICE ROUTINE IF THE
: INTERRUPT REQUEST LINE IS LOW.
0048 FETCH:  NAC ,FALSE,INTPT,CJY
/ 5      MICINT RDVC & CEMICINT
/ 5      ALU & REG ,...R0
/ 5      CEMPT & READ
:
: (3) THE INSTRUCTION FROM MEMORY IS PLACED IN THE INSTRUCTION REGISTER
: AND INTERNAL REGISTER #1.
0049      NACP ,...JP
/ 5      ADDRESS FETCH1
/ 5      ALU
/ 5      DRUS SHEN
/ 5      REG ,...R1
/ 5      CEMPC
:
:-----:
: RESET SEQUENCE

```

1 MAY 1981

PAGE 14

AMD05/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

```

:
: IN THE NEXT TWO INSTRUCTIONS THE STATUS FORMAT IS USED TO SET UP
: AUXILIARY CLOCK BITS BEYOND THE RANGE OF AUICK. THIS IS BECAUSE THE
: AUXILIARY CLOCK FIELD WAS EXTENDED AND CHANGING AUICK WOULD HAVE MEANT
: MAKING CHANGES TO THE WHOLE OF THE MICROCODE.
:
: (1) MASTER CLEAR OF BOTH MACHINE INTERRUPT CHIPS IS EXECUTED.
004A RESET:  NAC ,...CONT & ALU & MACINT MCIR
/ 5      ENAUIC & STATSHPT B400000011000
:
: (2) THE MASK REGISTER OF BOTH MACHINE INTERRUPT CHIPS IS LOADED SO THAT ALL
: INTERRUPTS ARE ENABLED.
004B      NAC ,...CONT & ALU & MACINT CLPM
/ 5      ENAUIC & STATSHPT B400000011000
:
: (3) MASTER CLEAR OF THE MICRO-INTERUPT UNIT IS EXECUTED.
004C      NAC ,...CONT & ALU & MICINT MCIR & CEMICINT
:
: (4) THE MICRO-INTERUPT MASK REGISTER IS LOADED SO THAT ALL INTERRUPTS
: ARE ACCEPTED.
004D      NAC ,...CONT & ALU & MICINT LDM & DRUS SDATA & DATINERT D00
/ 5      CEMICINT
:
: (5) THE INSTRUCTION COUNTER IS CLEARED
004E      NAC ,...CONT & ALU ,...P,AND,DZ & DRUS SALU & CREG & REG ,...R0
:
: (6) THE FAULT FLAG REGISTER, THE LEAST SIG. 12 BITS OF MAC STATUS, THE TIMERS,
: THE FAULT REGISTER AND THE PENDING INTERRUPT REGISTER ARE CLEARED.
004F      NAC ,...CONT & ALU ,...NOP,AND,DZ & ENAUIC
/ 5      STATSHPT B400000011000 & DRUS SALU & MACINT CLM
/ 5      REG ,...R0 & CREG
:
: (7) THE MOST SIGNIFICANT FOUR BITS OF THE MACHINE STATUS REGISTER ARE CLEARED.
0050      NAC ,...CONT & ALU ,...NOP,AND,DZ & MACSTEN B40000
/ 5      STATSHPT B40000000000 & DRUS SALU
:
: (8) THE TEMPORARY MASK STORAGE REGISTER (ERIS) IS LOADED WITH 705.
0051      NAC ,...CONT & ALU ,...NOP,AND,DZ & REG ,...R15 & DRUS SALU & CREG
:
: (10) THE CREG IS CLEARED WITH A MASK WITH BITS SET TO ONE EVERYWHERE EXCEPT
: IN THE MOST SIG. 2 BITS.
0052      NAC ,...CONT & ALU ,...LEUS,CREG,OR,DZ & CREALU & DRUS SDATA
/ 5      DATINERT D01000

```

IN 35 403

1 MAY 1981

PAGE 15

ANDOS/29 ANDASM MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

```

(11) THE MASK REGISTER OF BOTH INTERRUPT UNITS IS LOADED SO THAT ALL PUT
: THE POWER DOWN INTERRUPT AND THE MACHINE ERROR INTERRUPT ARE DISABLED.
MAC ...CONT & ALU ...NOP,OR,OR,2Q & DBUS SALU & MACINT LDM
/ 5
STATSHFT B#00000001000 & ENAUCX
(12) THE REGISTER IS LOADED WITH 1000100000000000
MAC ...CONT & ALU ...DBUS,OREG,OR,OR,DZ & CEALU & DBUS SHATA
/ 5
DATINSHFT B#035040

```

```

(13) THE STATE WORD IS LOADED SO THAT:
: THE MACHINE IS RUNNING (BIT 0 SET TO 1)
: TIMER A IS RUNNING (BIT 4 SET TO 1)
: TIMER B IS RUNNING (BIT 5 SET TO ONE)
: THE STARTUP ROM IS ENABLED (BIT 6 SET TO ONE)
: MEMORY PROTECT RAM IS DISABLED (BIT 7 SET TO 0)
: DMA IS DISABLED (BIT 8 SET TO 0)
: INTERRUPTS ARE DISABLED (BIT 9 SET TO ZERO)
: ALL OTHER BITS ARE SET TO ZERO
MAC ...CONT & ALU ...NOP,OR,OR,2Q & DBUS SALU & RES ...RA & CERIC
/ 5
ENAUCX & STATSHFT B#0000000010

```

```

(14) JUMP TAKES PLACE TO A DEFINED LOCATION IN THE SECOND K OF ROM SO THAT
: ADDITIONAL RESET PROCEDURES CAN BE ADDED.
MAC ...JP & ALU & BADADDRESS HALTEST
0055 / 5
0056

```

## EXECUTE SEQUENCE

```

(1) THE PROGRAM COUNTER IS INCREMENTED, JUMP MAP TAKES PLACE TO THE START
: OF THE APPROPRIATE EMULATION SEQUENCE.
EXECUTE: MAC ...JMAP
/ 5
STATSHFT B#01000000000

```

## FAULT SERVICE SEQUENCE

```

THIS SEQUENCE RUNS AS A RESULT OF A HARDWARE FAULT FLAG BEING SET IN THE
: FAULT FLAG REGISTER.
: THE SEQUENCE SETS THE APPROPRIATE BIT IN THE FAULT REGISTER AND CAUSES
: A MACHINE ERROR INTERRUPT -- NUMBER 1.

```

1 MAY 1981

PAGE 16

ANDOS/29 ANDASM MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

```

0058 FAULTSV: MAC ...CONT & ALU ...DBUS,OREG,OR,OR,DZ & CEALU & DBUS STAULT
: (2) THE FAULT FLAG REGISTER IS CLEARED.
: THE CONTENTS OF THE FAULT REGISTER ARE ORED WITH THE CONTENTS OF THE
: REGISTER AND THE RESULTS PLACED IN THE FAULT REGISTER.
MAC ...CONT & ALU ...ARUS,NOP,OR,OR,RA & RES ...RA & CERIC
/ 5
DBUS SALU & ENAUCX & STATSHFT B#00000010000

```

```

(3) THE MICRO INTERRUPT IS CLEARED.
MAC ...CONT & ALU & CMICINT & MICINT CLERC
005A / 5

```

```

(4) THE BINARY PATTERN 0100000000000000 IS LOADED INTO THE OREG.
005B FAULTSV: MAC ...CONT & ALU ...CEUS,OREG,OR,OR,DZ & DBUS SHATA & CEALU
/ 5
DATINSHFT D#16394

```

```

(5) THE CONTENTS OF THE REGISTER ARE ORED WITH AND LOADED INTO THE
: PENDING INTERRUPT REGISTER.
MAC ...CONT & ALU ...NOP,OR,OR,2Q & DBUS SALU & ENAUCX
/ 5
STATSHFT B#01000000000

```

```

(6) JUMP TO HALTEST TAKES PLACE.
MAC ...JP & ALU & BADADDRESS HALTEST
005D / 5

```

## INTERUPT 'A' SEQUENCE

```

THIS IS THE FIRST PART OF THE MACHINE INTERRUPT SERVICE SEQUENCE FOR AN
: INTERRUPT DETECTED BY THE 'A' GROUP OF INTERRUPTS. IE. THE LEAST
: SIGNIFICANT GROUP.

```

```

(1) THE VECTOR FROM THE LEAST SIGNIFICANT 2014 IS READ AND STORED IN ERH.
005E INTERPTA: MAC ...CONT & ALU & ENAUCX & CERIC & RES ...RB
/ 5
STATSHFT B#00000001000 & MACINT RDVC

```

```

(1A) THE CONTENTS OF ERH ARE SHIPPED WITH THE CONTENTS OF IRB.
005F MAC ...CONT & ALU ...ABUS,RAHL,OR,OR,DZ & REG ...RZERO,RZERO,RB
/ 5
DBUS SALU & CERIC & CEALU

```

```

(1B) THE CONTENTS OF IRB ARE MASKED BY (0000000000000011).
0060 MAC ...CONT & ALU ...DBUS,RAMP,AND,AND,DA & REG ...RZERO,RZERO

```

1 MAY 1981

PAGE 17

ANDOS/20 ANDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (ENSL

```

/ 6 DBUS SDATA & DATINSET D07 & CEALU
;(1C) THE CONTENTS OF IR0 ARE SHIPPED ONE PLACE UPWARDS.
MAC ...CONT & ALU ...RAMU,OR,OR,2A & REG ..RZERO,RZERO & CEALU
STATSHFT 0000000000000000
/ 6
;(2) THE CONTENTS OF REG AND IR0 ARE SHIPPED BACK.
MAC ...CONT & ALU ...RUS,RAMA,OR,OR,DZ & REG ..RZERO,RZERO,R0
DBUS SALU & CREG & CREG
/ 6
;(2A) THE MACHINE INTERRUPT IS CLEARED.
MAC ...CONT & ALU ...ENAUICE & MACINT CLRVC
STATSHFT 0000000000000000
/ 6
;(3) THE MACHINE INTERRUPT STATUS IS ZEROED.
MAC ...CONT & ALU ...RUS,RAMA,OR,OR,DZ & DBUS SALU & ENAUICE
MACINT LDSTA & STATSHFT 0000000000000000
/ 6
;(4) THE MICRO-INTERRUPT IS CLEARED. JUMP TO THE SECOND PART OF THE
INTERUPT SEQUENCE TAKES PLACE.
MAC ...JP & ALU & CEMICINT & MICINT CLRVC
BADRESS INTRPT2
/ 6

```

THIS IS THE FIRST PART OF THE MACHINE INTERRUPT SERVICE SEQUENCE FOR AN  
INTERUPT DETECTED BY THE 'P' GROUP OF INTERRUPTS. IE. THE MOST SIGNIFICANT  
GROUP.

```

/ 6
;(1) THE VECTOR IS READ FROM THE 'B' 2014.
MAC ...CONT & ALU & ENAUICE & CREG
STATSHFT 0000000000000000 & REG ....R0 & MACINT RDVC
/ 6
;(2) THE REG IS LOADED WITH D08.
MAC ...CONT & ALU ...DBUS,OREG,OR,OR,DZ & DBUS SDATA & CEALU
DATINSET D08
/ 6
;(3) THE CONTENTS OF REG ARE SHIPPED WITH THE CONTENTS OF IR0.
MAC ...CONT & ALU ...RUS,RAMA,OR,OR,DZ & REG ..RZERO,RZERO,R0
DBUS SALU & CREG & CREG
/ 6
;(3A) THE CONTENTS OF IR0 ARE MASKED BY (00000000000000011).
MAC ...CONT & ALU ...DBUS,NAMT,APD,AND,DA & REG ..RZERO,RZERO
DBUS SDATA & DATINSET D07 & CEALU
/ 6
;(4) THE CONTENTS OF IR0 ARE ORED WITH D08 AND SHIPPED UP ONE PLACE.

```

1 MAY 1981

PAGE 18

ANDOS/20 ANDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (ENSL

```

/ 6
MAC ...CONT & ALU ...RAMU,OR,OR,1Q & REG ..RZERO,RZERO & CEALU
STATSHFT 0000000000000000
/ 6
;(5) THE CONTENTS OF IRP AND ER0 ARE SHIPPED BACK.
MAC ...CONT & ALU ...RUS,RAMA,OR,OR,2A & REG ..RZERO,RZERO,R0
CEALU & CREG & DBUS SALU
/ 6
;(5A) THE MACHINE INTERRUPT IS CLEARED.
MAC ...CONT & ALU & MACINT CLRVC & ENAUICE
STATSHFT 0000000000000000
/ 6
;(6) THE MACHINE INTERRUPT STATUS IS ZEROED.
MAC ...CONT & ALU ...RUS,RAMA,OR,OR,DZ & DBUS SALU & MACINT LDSTA
STATSHFT 0000000000000000 & ENAUICE
/ 6
;(7) THE MICRO-INTERRUPT IS CLEARED. JUMP TO THE SECOND PART OF THE INTERRUPT
SERVICE SEQUENCE TAKES PLACE.
MAC ...JP & ALU & MICINT CLRVC
CEMICINT
BADRESS INTRPT2
/ 6

```

;(1) THE MICRO-INTERRUPT STATUS IS LOADED WITH ZERO.  
INTRPT2 MAC ...CONT & ALU & DBUS SDATA & DATINSET D08 & CEMICINT  
/ 6 MICINT LDSTA

;(2) THE ADDRESS OF WHERE TO STORE THE MACHINE STATUS IS FETCHED FROM MEMORY.  
MAC ...CONT & ALU ...RUS,RAMA,OR,OR,DZ & REG ....R0 & CREG  
CEPORT & READ & STATSHFT 0000000000000000 & DBUS SALU

;(2A) THE ADDRESS IS PLACED IN ER2.  
MAC ...CONT & ALU & DBUS SHRM & REG ....R2 & CREG

;(2A) THE MACHINE INTERRUPT MASK FROM ER15 IS INVERTED AND LOADED INTO THE OREG.  
MAC ...CONT & ALU ...RUS,OREG,INOR,INOR,DZ & CEALU & REG ....R15

;(3) THE MACHINE INTERRUPT MASK WORD IS STORED.  
MAC ...CONT & ALU ...NOP,OR,OR,1Q & REG ....R2 & CEPORT & WRITE  
DBUS SALU

;(4) THE CONTENTS OF ER2 ARE INCREMENTED.  
MAC ...CONT & ALU ...RUS,RAMA,OR,OR,DZ & DBUS SALU & REG ....R2  
CREG & STATSHFT 0000000000000000



PAGE 20

```

0003/20 ANDLASH MICRO ASSEMBLER, V1.8
.....
COMPUTATION SEQUENCES FOR SINGLE LENGTH INSTRUCTION FOR 1750. (ENSL)
.....
/ 5 STATSHIT B#000000000004
:(15) THE PROGRAM COUNTER CONTENTS ARE FETCHED.
0002 MAC ...CONT S ALU & EXPORT & READ & REG ....R2
.....
:(16) THE PROGRAM COUNTER IS LOADED. JUMP TO HALTTEST TAKES PLACE.
MAC ...JP S ALU & DBUS SMP# & RFC ....R0 & GENRC & PADRESS RALTEST
0003 .....
.....
ORC B#A0
.....
REGISTER USAGE
-----
INTERNAL (2901) REGISTERS ARE AS DEFINED IN MIL-STD-1750
INTERNAL (29705) REGISTERS:
FPO PROGRAM COUNTER
ERI HOLDS MACHINE INSTRUCTION IN ADDITION TO MAIN INSTRUCTION
ER2 HOLDS SECOND WORD OF TWO WORD INSTRUCTION
ER3 HOLDS SIGNIFICANT REGISTER
ER4 HOLDS MACHINE STATE REGISTER
ER5 HOLDS INDICATOR WORD
ER6 HOLDS DERIVED OPERAND WORD 1
ER7 HOLDS DERIVED OPERAND WORD 2
ER8 HOLDS DERIVED OPERAND WORD 3
EP0 MICROPROC. SCRATCH SPACE
EP9 DITTO
ER10 DITTO
ER11 DITTO
ER12
ER13
ER14
ER15 HOLDS INTERRUPT MASK TEMPORARILY WHEN INTERRUPTS ARE DISABLED
.....
SUBROUTINES
*****

```

22 1072

IN 1953, THE RESULTS OF THE OPPOSED OPINION ARE THE CONTENTS OF THE BASE  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1950. (CNSL  
IN 1953, THE RESULTS OF THE OPPOSED OPINION ARE THE CONTENTS OF THE BASE  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1950. (CNSL

OPB12: PICTURES A COPIES W/OUT PAGE FRACTION INCLIED SPREAD AND PLACES IF  
[4] 114 AND 115.

OPBIA:  
 PICTURE A THREAT TO THE NATIONAL DEFENSE AND PLACES IT IN  
 THE LINE OF FIRE.

OFISP: PPS-41. IN REPLY TO 44-20310-10000.

CPM: PITCHES AN INSTRUCTION PERANT. THE PROGRAM COUNTER IS AUTOMATICALLY INCREASED BY TWO AS LONG AS THE LONG INSTRUCTION FORMAT.

**STUDIES IN THE HISTORY OF**

1) MEMORY ACCESS IN THE CASE OF TALS PLACED. THE PROGRAM COUNTER CONTENTS ARE INCREMENTED AND PLACED BACK IN LEO.

CONTENTS ARE INDEXED AND PLACED BACK IN LOG.  
 NAC ...CONT A LU ...APUS,ASP,AGE,AND,DZ & REG ...RG & CREG & CXPONT  
 DEL: READ & STATCHFT B0102200000000 & DEUS SLU

2) THE CONTENTS OF IPZ ARE PLACED IN ERZ. ZERO IS PLACED IN IRG.  
NAC...CONT & ALU ...HAMA,ANT,AND,ZA & HFC .RZERO,RZERO,RZ  
TRUS SALU & CKALU & KREG

3) THE CONTENTS OF CRC ARE ADDED TO THE CONTENTS OF THE MEMORY DATA REGISTER AND THE RESULT PLACED IN IRD.

6  
NAC ,.CONT & ALU ,.DBUC,RMY,ADD,ADD,DA & REC ,.RZRO,GR2 & CRLU  
DBUS SPM & STATSHFT BR0000000000  
4) THE CONTENTS OF ER2 ARE RESTORED TO IRO, CONTENTS OF IRO ARE PLACED IN

BRZ.  
MAC.,CONT & ALU.,ABUS,RAVA,CR.CR,DZ & RES.,ZERO,ZERO,BZ  
DBUS SALU & CRALU & CAPEG

5) THE DERIVED OPERAND IS PITCHED FROM MEMORY.

243E 21

1861 JAN 1

AMDOS/28 AMDAS<sup>SM</sup> MICRO ASSEMBLER, V1.0  
 EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL

## APPENDIX ROUTINES

[illegible]

REMARKS: RETURNS A COUNTPORD DIRECT OR DIRECT INLEAD OPERAND PLACES IN LEAD AND INLG. DIRECT OR DIRECT INLEAD IS CHGLEN ACCORDING TO THE CONTENTS OF BITS 15 THRU 13 OF THE MARINE INSTRUCTION. THE PROGRAM COUNTER IS AUTOMATICALLY INCREMENTED TO AN ACCOUNT OF THE LAST INSTRUCTION PERFORMED. THIS SUBROUTINE MAY BE REPEATED AS MANY TIMES AS DESIRED. IT IS USED IN THE MARINE INSTRUCTION EMULATION SEQUENCE.

STONES A FEW FEET MORE PLATE OR DIRECT INKING. OPERATING PLATES  
IN THE ADDRESS AND IN THE DIRECTOR. THESE ARE FIRST  
ACCORDING TO THE CONTENTS OF THIS IS THAT IS A MACHINE  
IN THE PROGRAM. COUNTER IS AUTOMATICALLY INCREMENTED TO THE COUNT OF THE  
INSTRUCTION. COUNTER. THIS INSTRUCTION CAN BE USED  
ONLY DURING A MACHINE INSTRUCTION. INSTRUCTION  
ONLY DURING A MACHINE INSTRUCTION. INSTRUCTION

00001: FETCHES A SINGLE WORD BASE RELATIVE OPERAND AND PLACES IT IN R15.  
THE ADDRESS OF THE DERIVED OPERAND (IE CONTENTS OF SPECIFIED BASE REGISTER PLUS THE DISPLACEMENT) IS LEFT IN R12.

0792: FETCHES A DOUBLE WORD BASE RELATIVE OPERAND AND PLACES IT IN R15 AND R16

OPR3: PITCHES A TRIPLE WORD BASE RELATIVE OPERAND AND PLACES IT IN ERS.  
YR6 AND ER7.

COPIAL: PETCHES A SINGLE WORD BASE RELATIVE INDEXED OPERAND AND PLACES IT

1 MAY 1981

PAGE 23

AMDOS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

0014 MAC ...CONT & ALU & READ & CEPORT & REG ....R2  
0015 (6) THE DERIVED OPERAND IN THE MEMORY DATA REGISTER IS PLACED IN ER5  
MAC ..FALSE, ZERO, CPTM & ALU & DBUS SHM & REG ....R5 & CEREG

OPD12 -- FETCHES TWO WORD DERIVED OPERAND AND PLACES THE RESULT IN ER 5 AND 6.

0016 (1) JUMP SUB TO OPD11 -- THIS FETCHES THE FIRST WORD.  
OPD12: MAC ..FALSE, ZERO, CJS & ALU & ADDRESS OPD11  
0017 (2) THE CONTENTS OF ER2 ARE INCREMENTED.  
MAC ...CONT & ALU ..ABUS, NOP, ADD, DZ & REG ....R2 & DBUS SALU  
/ & CEREG & STATSHFT B0010000000000  
0018 (3) MEMORY ACCESS IN READ MODE TAKES PLACE.  
MAC ...CONT & ALU & CEPORT & READ & REG ....R2  
0019 (4) THE DATA FROM MEMORY IS PLACED IN ER6. RETURN TAKES PLACE.  
MAC ..FALSE, ZERO, CPTM & ALU & DBUS SHM & REG ....R6 & CEREG

OPD13 FETCHES A 3WORD DIRECT OPERAND FROM MEMORY AND PLACES IT IN ER5, 6 AND 7.

0020 (1) JUMP SUB TO OPD11. THIS OBTAINS THE FIRST WORD OF THE DERIVED OPERAND  
AND PLACES IT IN ER5.  
OPD13: MAC ..FALSE, ZERO, CJS & ALU & ADDRESS OPD11  
0021 (2) THE CONTENTS OF ER2 ARE INCREMENTED.  
MAC ...CONT & ALU ..ABUS, NOP, ADD, DZ & CEREG & DBUS SALU  
/ & REG ....R2 & STATSHFT B0010000000000  
0022 (3) MEMORY ACCESS IN READ MODE TAKES PLACE. THE CONTENTS OF ER2 ARE  
INCREMENTED.  
MAC ...CONT & ALU ..ABUS, NOP, ADD, DZ & DBUS SALU & REG ....R2  
/ & CEREG & CEPORT & READ & STATSHFT B0010000000000  
0023 (4) THE CONTENTS OF THE MEMORY DATA REGISTER ARE PLACED IN ER6.  
MAC ...CONT & ALU & REG ....R6 & DBUS SHM & CEREG  
0024 (5) THE MEMORY IS ACCESSED IN READ MODE.  
MAC ...CONT & ALU & CEPORT & READ & REG ....R2

1 MAY 1981

PAGE 24

AMDOS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

0025 (6) THE MEMORY DATA IS PLACED IN ER7. RETURN TAKES PLACE.  
MAC ..FALSE, ZERO, CPTM & ALU & REG ....R7 & DBUS SHM & CEREG

OPB1 -- FETCHES A SINGLE WORD BASE RELATIVE OPERAND.

0026 (1) THE INSTRUCTION IN EM1 IS MASKED TO LEAVE ONLY THE LEAST SIGNIFICANT  
8 BITS AND PLACED IN THE Q REG.  
OPB1: MAC ...CONT & ALU ..ABUS, QREG, OR, AND, DZ & REG ....R1 & CKAU  
0027 (2) THE CONTENTS OF THE SPECIFIED BASE REGISTER ARE ADDED TO THE CONTENTS  
OF THE REGISTER AND THE RESULT PLACED IN ER2.  
MAC ...CONT & ALU ...NOP, ADD, ADD, AQ & REG ...BASE, R2 & DBUS SALU  
/ & CEREG & STATSHFT B0000000000000  
0028 (3) THE DERIVED OPERAND IS FETCHED FROM MEMORY.  
MAC ...CONT & ALU & READ & CEPORT & REG ....R2  
0029 (4) THE DERIVED OPERAND IS PLACED IN ER5. RETURN TAKES PLACE.  
MAC ..FALSE, ZERO, CPTM & ALU & DBUS SHM & CEREG & REG ....R5

OPB11 -- FETCHES BASE RELATIVE INDEXED OPERAND.

0030 (1) THE CONTENTS OF IR0 ARE PLACED IN ER5. ZERO IS PLACED IN IR6.  
OPB11: MAC ...CONT & ALU ...NAME, AND, AND, DZ & REG ..ZERO, ZERO, R5 & CKAU  
/ & CEREG & DBUS SALU  
0031 (2) THE CONTENTS OF THE SPECIFIED BASE REGISTER ARE ADDED TO THE CONTENTS  
OF THE SPECIFIED INDEX REGISTER AND THE RESULT PLACED IN ER2  
MAC ...CONT & ALU ...NOP, ADD, ADD, AB & RFG ..BASE, R2 & CEREG  
/ & DBUS SALU & STATSHFT B0000000000000  
0032 (3) THE MEMORY IS ACCESSED TO OBTAIN THE DERIVED OPERAND.  
MAC ...CONT & ALU & R2 ....R2 & CEPORT & READ  
0033 (4) THE DERIVED OPERAND IS PLACED IN ER5 AND THE CONTENTS OF ER5 RESTORED  
TO IR0.  
MAC ..FALSE, ZERO, CPTM & ALU ..ABUS, RAMP, OR, OR, DZ & REG ..ZERO, R5  
/ & DBUS SHM & CKAU & CEREG



PAGE 27

ADDRESS OPISP  
ALU

MAC FALSE ZERO CRIM  
ALG ARUS NOP SUBR D2  
REC ... R5  
DRUG SALU  
CEREC  
STATSPT B000000000

OVIM -- FITCHES AN IMMEDIATE OPERAND AND PLACES IT IN ER5.

```

;(!) THE OPERAND IS FETCHED FROM MEMORY AND THE PC VALUE INCREMENTED.
00CB OFIM: MAC ...CONT & ALU ..ARJUS,MOP,ADD,DZ & DBUS,SALD & REC ....RG
          STATERR 80F100000000 $ CREFC & CIMPORT & READ
          / 5

```

```

00000000 MAC .FALSTP.72ZTRO.CPTM S 5 ALT S REG :...RS S CKREC S DEUS SHYM
; (2) THE DATA FROM MEMORY IS PLACED IN EN3. RETURN INAKES PACE.

```

```

:OPCMPUR --- THIS SUBROUTINE FETCHES AN OPERAND FROM THE ADDRESS IN
:MEMORY POINTED TO BY PP2. THE CONTENTS OF E22 ARE NOT CHANGED AND WHETHER
:ARE THOSE OF THE PC (PP0). THE OPERAND IS PLACED IN ERS.

```

```

;
;(1) THE OPERAND IS FETCHED FROM MEMORY.
%OCD OPENPUP: NAC ...CONT S ALU S REPORT & HEAD S REG ....R2

```

```

; (2) THE DRIVED OPPOAND IS PLACED IN FR5. RETURN TAKES PLACE.
MAC - FALSE.TZPRO.CRTM & ALU & DBUS SME-M 6 CRRFC 6 REG
....AS

```

OPERAND SEND ROUTINES

OSD1 -- THIS ROUTINE SENDS A DIRECT OR DIRECT INDIFIED OPERAND OP' SINGLE TO ITS DESTINATION.

PAGE 28

AMDOS/29 AMDASH MICRO ASSEMBLY, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUNSET FOR 1750. (EMSL

```
:(1) MEMORY ACCESS IN READ MORE TAKES PLACE. THE PROGRAM COUNTER VALUE IS  
      INCREMENTED AND PLACED BACK IN IEO  
PROJECT CODES:   MAC ...CONT S ALU ...BUSUS,MCP,ADD,AND,DZ 6 REG ...,RO & CRPG & REPORT  
                  / 5    READ & STATUS: B0012000000000 & DEUS SALU
```

000000 / \$ DRUGS SALU & CYALU & CAFE  
MAC ...CONT & ALU ...KAMA,AND,2A & REC ,R2EKO,R2ERO,R2  
;(2) THE CONTENTS OF IPW ARE PLACED IN ER2, ZERO IS PLACED IN IP0.

```

: (3) THE CONTENTS OF GR2 ARE ADDED TO THE CONTENTS OF THE MEMORY DATA REGISTER
: AND THE RESULT PLACED IN IR2.
:
: NAC...CONT $ALU...DRUS,BAP,ADD,ADD,DA & RFG...R2ZER0,GR2 & CKALU
: DRUS $MEM & STAT$BFF: F0000000000000
0001 / 5

```

:(4) THE CONTENTS OF ER2 ARE RESTORED TO IR2, THE CONTENTS OF IR2 ARE PLACED  
: IN ER2.

BBUS 2000 9 /  
 NRC ... , BUS, KAF, JR, DL & FLZ ... , KZMO, KZMO, KZ  
 BBUS SALU & CKALU & CKREZ

```

0003      ;(4A) THE OPERAND IN ER5 IS PLACED IN THE QREG.
          MAC ,,CONT & ALU ,,APUS-QREG,OR,OR,N2 & REG ,...R5 & CKALU
          ;(5) THE OPERAND IS SENT TO MEMORY.

```

0004 , RETURN PARTS PLACED.  
NAC FALSE, ZERO, CPTN & ALU ..NOP, OR, ZQ & DEUS SALU & C&PORT  
WRITE & REC ...R2 / &

OSB1 -- THIS ROUTINE SENDS A BASE RELATIVE OPERAND TO ITS DESTINATION.

1. (1) THE INSTRUCTION IN EBI IS MASKED TO LEAVE ONLY THE LEAST SIGNIFICANT 8 BITS AND PLACED IN THE OREG.

0005 0501: MAC ...CONT & ALU ...ABUS.OREG.ON.AND..DZ & REG ...R1 & CKALU  
: THE CONTENTS OF THE SPECIFIED BASE REGISTER ARE ADDED TO THE CONTENTS OF  
: THE REGISTER AND THE RESULT PLACED IN REG2.

```
0006 / 6
NAC ..CONT & ALU ..NOP.ADD.ADD
CXREG & STATSHFT B#0000000000000000
```

```

; (2A) THE OPERAND IS PLACED IN QREG FROM PR5.

```

```
0007 MAC **CONT & ALU **ABUS,ORIG,OR,OR,DZ & REG ....R5 & CKALU
(2R) THE OPERAND IS PLACED IN ABUS FROM PRG.
(3) THE OPERAND IS SENT TO MEMORY, RETURN TAKES PLACE.
0008 MAC **FALSE,ZENNO,CRTN & ALU **NOP,OR,OR,ZQ & DEUS SALU & REG ....R2
CPCONT & WHITE / &
```

1 MAY 1981 PAGE 29

AMDAS/29 AMDASM MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

OSB11 -- THIS ROUTINE SENDS A BASE RELATIVE INDEXED OPERAND TO ITS DESTINATION

OSB11: (1) THE CONTENTS OF IR0 ARE PLACED IN ER0, ZERO IS PLACED IN IR0.  
MAC ...CONT & ALU ...RAMA.AND.ZA & REG ...RZERO.RZERO.R0  
CVALU & CREG & DBUS SALU

OSB11: (2) THE CONTENTS OF THE SPECIFIED BASE REGISTER ARE ADDED TO THE CONTENTS  
OF THE SPECIFIED INDEX REGISTER AND THE RESULT PLACED IN ER2  
MAC ...CONT & ALU ...QREG.ADD.ADD.AB & REG ...BASE.R2.R2 & CREG  
DBUS SALU & STATSHFT B000000000000

OSB11: (3) THE OPERAND IN ER5 IS PLACED IN QREG.  
MAC ...CONT & ALU ...ABUS.QREG.OR.OR.DZ & REG ...R5 & CVALU

OSB11: (4) THE OPERAND, NOW IN THE QREG IS SENT TO MEMORY, ER2 BEING USED TO SUPPLY  
THE ADDRESS.

OSB11: (5) THE CONTENTS OF IR0 ARE RESTORED, RETURN TAKES PLACE.  
MAC ...FALSE.TZERO.CRTN & ALU ...ABUS.RAMP.OR.OR.DZ & REG ...RZERO..R0  
CVALU

OSB11: (6) THE OPERAND, NOW IN THE QREG IS SENT TO MEMORY USING THE CONTENTS OF  
FR5 AS ADDRESS. RETURN TAKES PLACE.  
MAC ...FALSE.TZERO.CRTN & ALU ...MOP.OR.OR.ZQ & DBUS SALU  
CREPORT & WRITE & REG ...R5

OSB11: (7) JUMP SUB TO OFD11. THIS FETCHES THE ADDRESS OF THE INDIRECT OPERAND TO  
ITS DESTINATION.

OSB11: (8) THE CONTENTS OF FR5 ARE PLACED IN QREG.  
MAC ...FALSE.TZERO.CJS & ALU ...ABUS.QREG.OR.OR.DZ & REG ...R5  
CVALU & BADDRESS OFD11

OSB11: (9) THE OPERAND, NOW IN THE QREG IS SENT TO MEMORY USING THE CONTENTS OF  
FR5 AS ADDRESS. RETURN TAKES PLACE.  
MAC ...FALSE.TZERO.CRTN & ALU ...MOP.OR.OR.ZQ & DBUS SALU  
CREPORT & WRITE & REG ...R5

OSB11: (10) THE CONTENTS OF THE QREG (MULTIPLIER) ARE MASKED BY THE CONTENTS OF  
FR5 SO THAT ONLY THE SIGN BIT OF THE MULTIPLIER IS LEFT.

OSB11: (11) THE CONTENTS OF THE QREG (MULTIPLIER) ARE MASKED BY THE CONTENTS OF  
FR5 SO THAT ONLY THE SIGN BIT OF THE MULTIPLIER IS LEFT.

1 MAY 1981

PAGE 29

AMDAS/29 AMDASM MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

OSB11 -- THIS ROUTINE SENDS A BASE RELATIVE INDEXED OPERAND TO ITS DESTINATION

OSB11: (1) THE CONTENTS OF IR0 ARE PLACED IN ER0, ZERO IS PLACED IN IR0.  
MAC ...CONT & ALU ...RAMA.AND.ZA & REG ...RZERO.RZERO.R0  
CVALU & CREG & DBUS SALU

OSB11: (2) THE CONTENTS OF THE SPECIFIED BASE REGISTER ARE ADDED TO THE CONTENTS  
OF THE SPECIFIED INDEX REGISTER AND THE RESULT PLACED IN ER2  
MAC ...CONT & ALU ...QREG.ADD.ADD.AB & REG ...BASE.R2.R2 & CREG  
DBUS SALU & STATSHFT B000000000000

OSB11: (3) THE OPERAND IN ER5 IS PLACED IN QREG.  
MAC ...CONT & ALU ...ABUS.QREG.OR.OR.DZ & REG ...R5 & CVALU

OSB11: (4) THE OPERAND, NOW IN THE QREG IS SENT TO MEMORY, ER2 BEING USED TO SUPPLY  
THE ADDRESS.

OSB11: (5) THE CONTENTS OF IR0 ARE RESTORED, RETURN TAKES PLACE.  
MAC ...FALSE.TZERO.CRTN & ALU ...ABUS.RAMP.OR.OR.DZ & REG ...RZERO..R0  
CVALU

OSB11: (6) THE OPERAND, NOW IN THE QREG IS SENT TO MEMORY USING THE CONTENTS OF  
FR5 AS ADDRESS. RETURN TAKES PLACE.  
MAC ...FALSE.TZERO.CRTN & ALU ...MOP.OR.OR.ZQ & DBUS SALU  
CREPORT & WRITE & REG ...R5

OSB11: (7) JUMP SUB TO OFD11. THIS FETCHES THE ADDRESS OF THE INDIRECT OPERAND TO  
ITS DESTINATION.

OSB11: (8) THE CONTENTS OF FR5 ARE PLACED IN QREG.  
MAC ...FALSE.TZERO.CJS & ALU ...ABUS.QREG.OR.OR.DZ & REG ...R5  
CVALU & BADDRESS OFD11

OSB11: (9) THE OPERAND, NOW IN THE QREG IS SENT TO MEMORY USING THE CONTENTS OF  
FR5 AS ADDRESS. RETURN TAKES PLACE.  
MAC ...FALSE.TZERO.CRTN & ALU ...MOP.OR.OR.ZQ & DBUS SALU  
CREPORT & WRITE & REG ...R5

OSB11: (10) THE CONTENTS OF THE QREG (MULTIPLIER) ARE MASKED BY THE CONTENTS OF  
FR5 SO THAT ONLY THE SIGN BIT OF THE MULTIPLIER IS LEFT.

OSB11: (11) THE CONTENTS OF THE QREG (MULTIPLIER) ARE MASKED BY THE CONTENTS OF  
FR5 SO THAT ONLY THE SIGN BIT OF THE MULTIPLIER IS LEFT.

1 MAY 1981

PAGE 30

AMDAS/29 AMDASM MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

OSB11 -- THIS SUBROUTINE PLACES AN OPERAND IN ER5 INTO THE MEMORY  
LOCATION POINTED TO BY THE CONTENTS OF ER2. NB ER2 WILL HOLD  
THE ADDRESS OF THE LAST DIRECT OPERAND  
AFTER THE EXECUTION OF OFD11, OFD12 OR OFD13. NB THE EXECUTION OF OSB11  
DOES NOT RESULT IN A CHANGE OF THE PC VALUE IN ER0.

OSB11: (1) THE CONTENTS OF ER5 ARE PLACED IN QREG.  
OSB11: (2) THE OPERAND, NOW IN THE QREG IS SENT TO THE ADDRESS IN MEMORY POINTED TO  
BY ER2.  
RETURN TAKES PLACE.

OSB11: (3) THE OPERAND, NOW IN THE QREG IS SENT TO THE ADDRESS IN MEMORY POINTED TO  
BY ER2.  
MAC ...FALSE.TZERO.CRTN & ALU ...MOP.OR.OR.ZQ & REG ...R2 & CREPORT  
WRITE & DBUS SALU

OSB11: (4) THE OPERAND, NOW IN THE QREG IS SENT TO THE ADDRESS IN MEMORY POINTED TO  
BY ER2.  
MAC ...FALSE.TZERO.CRTN & ALU ...MOP.OR.OR.ZQ & REG ...R2 & CREPORT  
WRITE & DBUS SALU

OSB11: (5) THE OPERAND, NOW IN THE QREG IS SENT TO THE ADDRESS IN MEMORY POINTED TO  
BY ER2.  
MAC ...FALSE.TZERO.CRTN & ALU ...MOP.OR.OR.ZQ & REG ...R2 & CREPORT  
WRITE & DBUS SALU

OSB11: (6) THE OPERAND, NOW IN THE QREG IS SENT TO THE ADDRESS IN MEMORY POINTED TO  
BY ER2.  
MAC ...FALSE.TZERO.CRTN & ALU ...MOP.OR.OR.ZQ & REG ...R2 & CREPORT  
WRITE & DBUS SALU

OSB11: (7) THE OPERAND, NOW IN THE QREG IS SENT TO THE ADDRESS IN MEMORY POINTED TO  
BY ER2.  
MAC ...FALSE.TZERO.CRTN & ALU ...MOP.OR.OR.ZQ & REG ...R2 & CREPORT  
WRITE & DBUS SALU

OSB11: (8) THE OPERAND, NOW IN THE QREG IS SENT TO THE ADDRESS IN MEMORY POINTED TO  
BY ER2.  
MAC ...FALSE.TZERO.CRTN & ALU ...MOP.OR.OR.ZQ & REG ...R2 & CREPORT  
WRITE & DBUS SALU

OSB11: (9) THE OPERAND, NOW IN THE QREG IS SENT TO THE ADDRESS IN MEMORY POINTED TO  
BY ER2.  
MAC ...FALSE.TZERO.CRTN & ALU ...MOP.OR.OR.ZQ & REG ...R2 & CREPORT  
WRITE & DBUS SALU

OSB11: (10) THE OPERAND, NOW IN THE QREG IS SENT TO THE ADDRESS IN MEMORY POINTED TO  
BY ER2.  
MAC ...FALSE.TZERO.CRTN & ALU ...MOP.OR.OR.ZQ & REG ...R2 & CREPORT  
WRITE & DBUS SALU

OSB11: (11) THE OPERAND, NOW IN THE QREG IS SENT TO THE ADDRESS IN MEMORY POINTED TO  
BY ER2.  
MAC ...FALSE.TZERO.CRTN & ALU ...MOP.OR.OR.ZQ & REG ...R2 & CREPORT  
WRITE & DBUS SALU

OSB11: (12) THE CONTENTS OF THE QREG (MULTIPLIER) ARE MASKED BY THE CONTENTS OF  
FR5 SO THAT ONLY THE SIGN BIT OF THE MULTIPLIER IS LEFT.

OSB11: (13) THE CONTENTS OF THE QREG (MULTIPLIER) ARE MASKED BY THE CONTENTS OF  
FR5 SO THAT ONLY THE SIGN BIT OF THE MULTIPLIER IS LEFT.

OSB11: (14) THE CONTENTS OF THE QREG (MULTIPLIER) ARE MASKED BY THE CONTENTS OF  
FR5 SO THAT ONLY THE SIGN BIT OF THE MULTIPLIER IS LEFT.

OSB11: (15) THE CONTENTS OF THE QREG (MULTIPLIER) ARE MASKED BY THE CONTENTS OF  
FR5 SO THAT ONLY THE SIGN BIT OF THE MULTIPLIER IS LEFT.

OSB11: (16) THE CONTENTS OF THE QREG (MULTIPLIER) ARE MASKED BY THE CONTENTS OF  
FR5 SO THAT ONLY THE SIGN BIT OF THE MULTIPLIER IS LEFT.

OSB11: (17) THE CONTENTS OF THE QREG (MULTIPLIER) ARE MASKED BY THE CONTENTS OF  
FR5 SO THAT ONLY THE SIGN BIT OF THE MULTIPLIER IS LEFT.

OSB11: (18) THE CONTENTS OF THE QREG (MULTIPLIER) ARE MASKED BY THE CONTENTS OF  
FR5 SO THAT ONLY THE SIGN BIT OF THE MULTIPLIER IS LEFT.

TM ES 400

1 MAY 1981

PAGE 31

AMDOS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

```

/ 5 DBUS SALU 5 REG .....R6
: (3) A JUMP OCCURS TO ASSIGN1 IF THE MS BYTE OF THE PREVIOUS ALU OUTPUT WAS
: ZERO (IE. IF THE SIGN BIT WAS ZERO MEANING THAT THE MULTIPLIER IS POSITIVE).
00E5 / 5 MAC TRUE,ZMSB,CJP
: ADDRESS ASSIGN1 5 ALU
: (4) THE TEST CONTINUES IN THE KNOWLEDGE THAT THE MULTIPLIER IS NEGATIVE.
: THE Q REG IS LOADED WITH A SIGN-BIT-ONLY MASK.
00E6 / 5 MAC ...CONT
: ALU ...DBUS.QREG,OR,OR,DZ
: DBUS SDATA 5 DATINSRT D32768
: (5) THE MULTIPLIER IN ER5 IS NEGATED AND LEFT IN ER5.
00E7 / 5 MAC ...CONT
: ALU ...ANDUS,NOP,SUBR,SUBR,DZ
: REG ...R5 5 CREG 5 DBUS SALU
: STATSHFT B#010000000000
: (6) THE MASK IN QREG IS NOW AND'ED WITH THE NOT OF THE MULTIPLICAND IN GRI.
: THIS HAS THE EFFECT OF PRODUCING AN ALU OUTPUT WITH ALL BUT THE MS BIT CLEAR
: AND THE MS BIT BEING THE SIGN BIT FOR THE PRODUCT.
00E8 / 5 MAC ...CONT
: ALU ...NOP,NOTRS,NOTRS,AQ
: DBUS SALU 5 CREG
: REG ...GRI,GRI,R6
: (7) A RETURN OCCURS IF THE OUTPUT OF THE ALU HAD MS BYTE NOT ZERO. IE THE
: SIGN BIT WAS SET INDICATING THAT THE MULTIPLICAND WAS POSITIVE.
00E9 / 5 MAC ...FALSE,ZMSB,CRTN
: ALU
: (8) SINCE IT HAS NOW BEEN SHOWN THAT THE MULTIPLICAND IS NEGATIVE, IT IS
: NEGATED. MAC ...FALSE,TZERO,CRTN
: ALU ...RAMPT,SUBS,SUBS,ZA
: REG ...GRI,GRI
: CKALU
: STATSHFT B#010000000000
: (9) THIS IS THE CONTINUATION WHEN IT HAS BEEN SHOWN THAT THE MULTIPLIER
: IS POSITIVE. MAC ...CONT
: ALU ...ANDUS,NOP,AND,AND,DA
: REG ...ZRI,GRI,R6
: DBUS SALU 5 CREG

```

1 MAY 1981

PAGE 32

AMDOS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

```

: (9) RETURN OCCURS IF THE SIGN BIT WAS ZERO.
00EC / 5 MAC ...TRUE,ZMSB,CRTN
: ALU
: (10) THE MULTIPLICAND IN GRI IS NEGATED AND RETURN TAKES PLACE.
00ED / 5 MAC ...FALSE,TZERO,CRTN
: ALU ...RAMPT,SUBS,SUBS,ZA
: REG ...GRI,GRI
: CKALU
: STATSHFT B#010000000000
: THIS SUBROUTINE MULTIPLIES A SINGLE PRECISION POSITIVE INTEGER IN GRI BY
: ANOTHER SINGLE PRECISION POSITIVE INTEGER IN ER5. THE RESULT, A DOUBLE
: PRECISION POSITIVE INTEGER IS LEFT IN GRI (MS WORD) AND QREG (LS WORD).
: THE MULTIPLIER IN ER5 IS PLACED IN QREG.
00EE / 5 MAC ...CONT
: ALU ...ANDUS,QREG,OR,OR,DZ
: REG ...R5
: CKALU
: THE MULTIPLICAND IS PLACED IN ER9
00EF / 5 MAC ...CONT
: ALU ...NOP,OR,OR,ZA
: REG ...GRI,GRI,R6
: DBUS SALU 5 CREG
: (20) THE MULTIPLICATION PROCESS BEGINS.
: GRI IS CLEARED, GRI AND QREG ARE DOWNSHIFTED. ZERO IS PUT IN AT THE TOP
: OF GRI. THE MICRO-PROGRAM COUNTER VALUE PLUS ONE IS PUSHED INTO THE
: MICRO-PROGRAM STACK (ZRI 5 ZMSB).
: THE NUMBER D#15 IS LOADED INTO THE COUNTER IN THE CCU.
: THE INTERNAL CARRY LATCH IS LOADED WITH THE LS BIT FROM THE QREG.
00F0 / 5 MAC ...FALSE,TZERO,PUSH
: ALU ...RAMQD,AND,AND,ZA
: REG ...GRI,GRI
: CKALU
: CARRYSEL CQLSR
: ADDRESS B#00000001110

```

1 MAY 1981

PAGE 33

PAGE 34

AMDOS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EML)

0001 / 5 JUMP TO SP1M3 TAKES PLACE IF THE CARRY BIT WAS SET MEANING THAT THE  
/ 5 LS BIT OF THE Q REGISTER WAS ONE.

0002 / 5 MAC TRUE CARRY, CJP  
/ 5 ADDRESS SP1M3  
/ 5 ALU

0003 / 5 (22) GRI AND QREG ARE DOWNSHIFTED. THE LS BIT OF GRI GOES INTO THE MS  
/ 5 BIT OF QREG. CARRY IS SET ACCORDING TO THE LS BIT OF THE QREG.  
/ 5 IF THE COUNTER IS ZERO CONTINUE OCCURS.  
/ 5 IF THE COUNTER IS NOT ZERO, IT IS DECREMENTED AND JUMP TAKES PLACE TO  
/ 5 THE ADDRESS HELD IN THE STACK WHICH IS (21) ABOVE.

0004 / 5 MAC FALSE COUNT, RPT  
/ 5 ALU  
/ 5 REG .GRI, GRI, RQ  
/ 5 CARRYSEL COLSB  
/ 5 STATSHFT B0000110000000  
/ 5 CICALU

0005 / 5 (23) THE MULTIPLICATION IS NOW COMPLETE AND AN UNCONDITIONAL RETURN TAKES PLACE  
/ 5 MAC FALSE, ZERO, CPTN  
/ 5 ALU

0006 / 5 (24) THE MULTIPLICAND IN R19 IS ADDED TO THE PARTIAL PRODUCT IN GRI.  
/ 5 THE CONTENTS OF GRI AND QREG ARE DOWNSHIFTED.  
/ 5 THE LS BIT OF GRI GOES INTO THE MS BIT OF THE QREG.  
/ 5 LS BIT OF QREG GOES INTO THE R1 CARRY LATCH.  
/ 5 IF THE COUNTER IS ZERO CONTINUE TAKES PLACE.  
/ 5 IF THE COUNTER IS NOT ZERO, THE COUNTER IS DECREMENTED AND JUMP  
/ 5 TO THE ADDRESS IN THE STACK TAKES PLACE WHICH IS TO  
/ 5 (21) ABOVE.

0007 / 5 SP1M3: MAC FALSE COUNT, RPT  
/ 5 ALU  
/ 5 REG .R19S, R19Q, ADD, ADD, DA  
/ 5 REG .GRI, GRI, RQ  
/ 5 CARRYSEL COLSB  
/ 5 STATSHFT B0000110000000  
/ 5 CICALU  
/ 5 DBUS QREG

0008 / 5 (25) THE MULTIPLICATION IS NOW COMPLETE AND UNCONDITIONAL RETURN TAKES PLACE  
/ 5 MAC FALSE, ZERO, CPTN  
/ 5 ALU

1 MAY 1981

PAGE 34

AMDOS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EML)

ASDLSTG2 --- THIS SUBROUTINE SETS THE MACHINE STATUS REGISTER CORRECTLY  
FOR A DOUBLE LENGTH 2'S COMPLEMENT WORD IN GR2 AND GR2 + 1 WITH  
THE MOST SIGNIFICANT HALF IN GR2.

((1)) THE MACHINE STATUS REGISTER IS SET ACCORDING TO THE CONTENTS  
OF GR2 (THE MOST SIGNIFICANT WORD). CARRY IS SET TO ZERO.

0006 / 5 ASDLSTG2: MAC .COMT  
/ 5 ALU .B00, .NOP, OR, OR, ZA & REG .GR2  
/ 5 CARRYSEL CZERO  
/ 5 STATSHFT B000000010000

((2)) THE CONTENTS OF THE Q REG ARE LOADED INTO GR2+1  
THE MICRO STATUS REGISTER IS LOADED ACCORDINGLY.

0007 / 5 MAC .COMT  
/ 5 ALU B00, .RAMP, OR, OR, ZA  
/ 5 CICALU & REG R21, .ZK2  
/ 5 STATSHFT B000000010000

((3)) RETURN TAKES PLACE IF THE PREVIOUS LOADING OF THE MICRO STATUS REGISTER  
SET MICRO 2 IMPLYING THAT THE LS WORD OF THE PAIR WAS ZERO.

0008 / 5 MAC TRUE, MUL, CPTN  
/ 5 ALU .NOP, OR, OR, ZA  
/ 5 REG .GR2 & STATSHFT B000000000100

((4)) RETURN TAKES PLACE IF THE ZERO BIT OF THE MACHINE STATUS REGISTER IS  
NOT SET.

0009 / 5 MAC FALSE, MUL, CPTN  
/ 5 ALU & STATSHFT B000000000100

((5)) WE NOW KNOW THAT THE MACHINE STATUS REGISTER HAS ITS ZERO BIT SET. THIS  
IS INCORRECT FOR THE DOUBLE LENGTH RESULT SINCE THE LEAST SIGNIFICANT  
WORD IS NOT ZERO. THE CORRECT SETTING OF THE MACHINE STATUS  
WILL BE WITH THE POSITIVE BIT SET. THIS CAN BE ACHIEVED IN ONE OPERATION  
BY INVERTING THE MACHINE STATUS REGISTER WITH ONLY M2 AND M4 ENABLED.

0010 / 5 MAC .COMT  
/ 5 ALU .NOT, M2, M4, M2, M4  
/ 5 STATSHFT B000000000100

0011 / 5 RETURN TAKES PLACE  
MAC FALSE, ZERO, CPTN & ALU



AMDS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL

OVERFLOW ROUTINE

```

:
:
: (( THE PATTERN 000100000000 IS LOADED INTO THE ERG
: OVERFLOW: MAC ,CONT & ALU & LIP'S SDATA & CARG
:          DATINCAT I02045 & REG ...R6

```

DATINSRT 062049Z MAR 77

```

007D      ;(2) THE CONTENTS OF THE EPH ARE UNCHANGED AND REGISTERED IN THE
          ; INTERRUPT REGISTER.
          NAC FALSE
          ZERO.CRTN & ALU & DBUS SREG & RVC ...R4
          MAC FALSE
          .CODE $=0000000000000000

```

ENTRY POINTS TO PITTMED OPCODE HANDLERS

[illegible][illegible]

.....

VERBILADD -- THIS ROUTINE RECEIVES THE CONTENTS OF THE MEMORY LOCATION FOLLOWING THAT OF THE CURRENT LOCATION. IF THE SECOND WORD OF A TWO WORD INSTRUCTION, THE WORD IS PLACED IN R2, AND THE CONTENTS OF THE SPECIFIED INDEX REGISTER IS ADDED TO IT (IF ANY). THE CONTENTS OF R2 THEN REPRESENTS THE CORRECT ADDRESS FOR THE FIRST WORD (OR ONLY WORD) OF A DIACLO, OR DIRECT-INDIRECT DELIVER OPERAND. THE PROGRAM COUNTER IS INCREMENTED TO THE NEXT INSTRUCTION. THE NEXT INSTRUCTION WILL BE FOUND NEXT BUT NOT NEARER. HAVING CARRIED OUT THIS PROCESS, THE NEXT INSTRUCTION WILL BE FOUND NEXT BUT NOT NEARER.

AMCOS-29 AMDASM MICRO ASSEMBLY, V1.0  
REGULATION SEQUENCES FOR SIMS-2 FINGER SUBST FOR 1750. (BMSL  
... ONE TO THE PRESENT INSTRUCTION.

ONE TO THE PRESENT INSTRUCTION.

(1) MEMORY ACCESS A TOP READ IN DE TAPES PLACE, THE PROGRAM COUNTER VALUE IS INCREMENTED TO THE NEXT TAPES RECORD.

(U) MIAMI ADP  
IS INCOMPLETE  
PIPE PETDIADI: NA  
PEPS STA - HAT P...  
/ S CERN

(12) THE CONTENTS OF THIS APPLICATION ARE TRUE AND CORRECT TO THE BEST OF MY KNOWLEDGE AND BELIEF.

1. (2) THE CONTENTS OF 192 ARE AFFIXED TO THE CONTENTS OF THE MEMORY DATA REGISTER AND THE RESULT PLACED IN 192.

1002  
AND THE POST OFFICE, ALBUQUERQUE, NEW MEXICO, 87102

(4) THE CONTENTS OF 110 ARE SCORPED WITH THE CONTENTS OF 112. THAT THE OPERAL ADDRESS IS LEFT IN 112 AND THE ORIGINAL CONTENTS OF 110 ARE DESTROYED.

2103  
RESISTANCE.  
RAC, PAISE, TYPE, CRTN S AU, AUS, RMA, OF, OR, BY S  
COUR, CATH, RYC, EZEPO, EZEPO, RE

EXTENDED OPCODE HANDLER

ALIGN 16

[illegible]





1 MAY 1981

PAGE 41

AMDS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

```

/ 5      CALLU
-----
READ ENGINEER'S SWITCHFIELD
*****
(1) THE INSTRUCTION IN ER1 IS LOADED INTO THE INSTRUCTION REGISTER.
  RMANDT: MACF ...CONT & ALU & DBUS SREG & REG ...R1
(2) THE MANUAL DATA SWITCHFIELD ON THE ENGINEER'S CONTROL BOX IS LOADED
    INTO ER1.
  RETURN TAKES PLACE.
  MACF, FALSE, ZERO, CRTN & ALU ...DBUS, RAMP, OR, OR, DZ & DBUS SHANDT
  CALLU & REG ...CR1
/ 5
-----
SET PENDING INTERRUPT REGISTER
*****
(1) THE CONTENTS OF THE PENDING INTERRUPT REGISTER IN BOTH MACHINE INTERRUPT
    UNITS ARE CLEARED.
  0150 STPGINT: MACF ...CONT & ALU & DBUS SREG & REG ...R1 & MACINT CLRIN
/ 5      ENAUIK & STATSHFT 000000011000
-----
(2) THE CONTENTS OF CR1 ARE LOADED INTO THE PENDING INTERRUPT REGISTER.
  0150      RETURN TAKES PLACE.
/ 5      MACF, FALSE, ZERO, CRTN & ALU ...NOP, OR, OR, DZ & REG ...CR1 & DBUS SALU
/ 5      ENAUIK & STATSHFT 000100000000
-----
ORG RINTMSK-10-1
-----
PROCESSOR AND AUXILIARY REGISTER CONTROL ( COMMAND GROUP 4001 )
THIS SECTION CAUSES BRANCHING TO THE INDIVIDUAL INPUT ROUTINES DEPENDENT
ON THE LAST FOUR BITS OF THE I/O COMMAND.
(1) A JUMP IS MADE TO BRCH4001 IN ORDER TO ELIMINATE THE CASE WHERE THE
  0157 CENTRE 8 BITS OF THE COMMAND WORD IS NOW ZERO.
  0157 INPUT8A: MACF, FALSE, ZERO, CR1 & ALU & ADDRESS BRCH4001
-----
  0160      MACF ...JP & ALU & ADDRESS RINTMSK ; CMD 4000

```

1 MAY 1981

PAGE 42

AMDS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

```

0161      MACF ...JP & ALU & ADDRESS RSTATE ; CMD 4001
0162      MACF ...JP & ALU & ADDRESS RMANDT ; CMD 4002
0163      MACF ...JP & ALU & ADDRESS ILLRGP ; CMD 4003
0164      MACF ...JP & ALU & ADDRESS ILLRGP ; CMD 4004
0165      MACF ...JP & ALU & ADDRESS ILLRGP ; CMD 4005
0166      MACF ...JP & ALU & ADDRESS ILLRGP ; CMD 4006
0167      MACF ...JP & ALU & ADDRESS ILLRGP ; CMD 4007
0168      MACF ...JP & ALU & ADDRESS ILLRGP ; CMD 4008
0169      MACF ...JP & ALU & ADDRESS ILLRGP ; CMD 4009
016A      MACF ...JP & ALU & ADDRESS ILLRGP ; CMD 400A
016B      MACF ...JP & ALU & ADDRESS ILLRGP ; CMD 400B
016C      MACF ...JP & ALU & ADDRESS ILLRGP ; CMD 400C
016D      MACF ...JP & ALU & ADDRESS RSTATWRD ; CMD 400D
016E      MACF ...JP & ALU & ADDRESS RSTATWRD ; CMD 400E
016F      MACF ...JP & ALU & ADDRESS RSTATWRD ; CMD 400F
-----
PIO OUTPUT
*****
(1) THE INSTRUCTION IS RELOADED INTO THE INSTRUCTION REGISTER.
  0170 OUTPUT0: MACF ...CONT & ALU & DBUS SREG & REG ...R1
-----
(1A) A MASK WITH ALL BUT THE TOP FOUR BITS SET IS LOADED INTO THE Q REG.
  0171      MACF ...CONT & ALU ...DBUS, OR, OR, OR, DZ & DBUS SDATA & CALLU
/ 5      DATINSET D#4005
-----
(1B) THE CONTENTS OF ER2 ARE AND'ED WITH THE CONTENTS OF THE Q REG AND THE
  RESULT PLACED BACK IN ER2.
  0172      MACF ...CONT & ALU ...ABUS, NOP, AND, AND, DQ & CEREG & DBUS SALU
/ 5      REG ...R2
-----
(2) THE CONTENTS OF CR1 ARE OUTPUT ON THE MEMORY BUS USING THE CONTENTS
  OF ER2 AS THE ADDRESS. BIT 0 OF THE AUIK 1 FIELD IS HELD HIGH TO SHOW
  THAT THE OPERATION IS AN I/O OPERATION AND NOT A MEMORY OPERATION.
  0173      MACF, FALSE, ZERO, CRTN & ALU ...NOP, OR, OR, DZ & REG ...CR1, R2 & DBUS SALU
/ 5      REPORT & WRITE & ENAUIK & STATSHFT 000010000000
-----
PIO INPUT
*****
(1) THE INSTRUCTION IS RELOADED INTO THE INSTRUCTION REGISTER.

```

TM FS 403

**PAGE 43**

;(2) THE CONTENTS OF TIMER B ARE TRANSFERRED TO CH1

PAGE 44

SET INTERRUPT MASK

12750 DEFINES INTERRUPTS TO BE PREVENTED FROM OCCURRING WHEN THE MASK BIT IS ZERO. THE 2914 DISALLOWS INTERRUPTS WHEN THE MASK BIT IS ONE. THE CONTENTS OF MASK REGISTERS MUST THEREFORE BE INVERTED BEFORE BEING LOADED INTO THE 2914 MASK REGISTERS.

(1) THE CONTENTS OF VPI (INSTRUCTION) ARE LOADED INTO THE INSTRUCTION REGISTER

ETIMSR: WACF ...,CONT S ALU S DPUS SREG S REG ...,R1

(4) THE CONTENTS OF GRI ARE INVERTED AND LOADED INTO ENIS  
MAC ..CONT S ALU ...NOF,ENOR,ENOR,2A 6 6LG ..GRI,MIS 6 DEUS SLIU

1 MAY 1981

AMDOS/29 ANDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (ENSL)

PAGE 45

/ 6 CREG

MIMICINT

\*\*\*\*\*

THIS SUBROUTINE MIMICS THE CONTENTS OF THE REGISTER ER15 IN THE 2914  
MACHINE. THE MIMICING TAKES ACCOUNT OF WHETHER INTERRUPTS ARE  
DISABLED OR NOT.

(2) A MASK 000000000000 (BIT 9 SET) IS LOADED INTO QREG.

0192 MIMICINT: MAC ...,CONT & ALU ..,DBUS.OREG.OR.OR.DZ & DBUS SDATA & DATINSRT D#64  
/ 6 CREG

(3) THE MACHINE STATE WORD IN ER4 IS AND'ED WITH THE MASK IN QREG  
MAC ...,CONT & ALU ..,ABUS.MOP.AND.AND.DQ & REG ....R4

(4) JUMP TO ENABLINT TAKES PLACE IF ZLSB WAS NOT SET, INDICATING THAT INTERRUPTS  
ARE ENABLED. ENABLINT PLACES THE MASK IN ER15 INTO THE MASK REGISTERS IN  
THE 2914 CRIPS BUT ALWAYS SETS BIT 0 IN ER14 TO ZERO TO TAKE ACCOUNT OF THE FACT THAT  
POWER DOWN CANNOT BE MASKED.

0194 MAC .FALSE,ZLSP,CJP & ALU & BADDRESS ENABLINT

(5) SINCE INTERRUPTS ARE DISABLED, JUMP TAKES PLACE TO DISABINT WHICH LOADS  
THE SPECIAL DISABLE MASK INTO THE 2914 CRIPS.

0195 MAC ...,JP & ALU & BADDRESS DISABINT

CLEAR INTERRUPT REQUESTS  
\*\*\*\*\*

(1) ALL MACHINE INTERRUPTS ARE CLEARED.

0196 CLRINTREQ: MAC .FALSE,TZFO,CRIM & ALU & ENAUKE & MACINT CLRIM  
/ 6 STATSHPT D#00000011000

ENABLE INTERRUPTS  
\*\*\*\*\*

ER15 CONTAINS THE INTERRUPT MASK. TO ENABLE INTERRUPTS, THE INTERRUPT MASK  
FROM THIS REGISTER IS PLACED IN THE MASK REGISTERS OF THE 2914 CRIPS.  
SINCE THE POWER DOWN INTERRUPT CANNOT BE MASKED, THIS BIT IS ALWAYS  
CLEARED IN THE 2914 MASK DESPITE ITS VALUE IN ER15.

(1) A MASK 011111111111 IS PLACED IN QREG.

0197 ENABLINT: MAC ...,CONT & ALU ..,DBUS.OREG.OR.OR.DZ & DBUS SDATA & CREG

1 MAY 1981

AMDOS/29 ANDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (ENSL)

PAGE 46

/ 6 DATINSRT D#32767

(2) THE CONTENTS OF ER15 ARE AND'ED WITH THE QREG AND THE RESULT PLACED IN  
THE MASK REGISTERS OF THE 2914 CRIPS.

0198 MAC .FALSE,TZFO,CRIM & ALU ..,ABUS.MOP.AND.AND.DQ & REG ....R15  
/ 6 DBUS SALU & ENAUKE & STATSHPT D#00000011000 & MACINT LDM

DISABLE INTERRUPTS  
\*\*\*\*\*

THE 2914 HAS THE FACILITY TO DISABLE ALL INTERRUPTS BUT THIS CANNOT BE USED  
BECAUSE THE TWO HIGHEST PRIORITY ARE NOT TO BE DISABLED. THE TECHNIQUE  
USED HERE IS THEREFORE TO LOAD A FALSE MASK INTO THE 2914, SO THAT ALL BUT  
THE TWO HIGHEST PRIORITY ARE MASKED. CLEARED THE PROPER MASK IN ER15 SO THAT  
IT CAN BE RESTORED WHEN IT IS REQUIRED TO ENABLE INTERRUPTS AGAIN.

(1) A MASK IS LOADED INTO THE QREG WITH ALL BITS SET TO ONE EXCEPT THE TWO  
HIGHEST PRIORITY.

0199 DISABINT: MAC ...,CONT & ALU ..,DBUS.OREG.OR.OR.DZ & DBUS SDATA & DATINSRT D#16383  
/ 6 CREG

(3) THE DATA IN THE Q REG IS ORED WITH THE INTERRUPT MASK IN ER15 AND LOADED  
INTO THE 2914 MASK REGISTERS.

019A MAC .FALSE,TZFO,CRIM & ALU ..,ABUS.MOP.OR.OR.DQ & DBUS SALU & ENAUKE  
/ 6 MACINT LDM & STATSHPT D#00000011000 & REG ....R15

RESET NORMAL POWER UP  
\*\*\*\*\*

THIS HAS NOT YET BEEN IMPLEMENTED

019B RESHMPU: MAC ...,JP & ALU & BADDRESS ILLEGOP

WRITE STATUS WORD  
\*\*\*\*\*

(1) THE INSTRUCTION IN ER1 IS LOADED INTO THE INSTRUCTION REGISTER.

IMPOS/29 ANDISM MICRO ASSEMBLER, V1.0  
 Copyright © 1987 by Intel Corporation  
 All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or by any information storage or retrieval system, without permission in writing from Intel Corporation.

DICG WTSUSD: NACF ...CONT & ALU & DUS SAEZ & RES ...AL  
 ; (2) THE WORD IN CR1 IS WRITTEN INTO THE LEAST SIGNIFICANT 16 BITS OF THE  
 ; MACHINE STATUS WORD.  
 NACF ...CONT & ALU ...NUP,ORLOZA & REG ...DRI & ENACE & DUS SALU  
 ...SUCCE ...MOLLA

019E / 5  
: (3) THE MOST SIGNIFICANT FOUR BITS OF THE STATUS WORD ARE LOST.  
: BETWEEN THIS POINT AND THE NEXT, THE STATUS WORD IS LOST.  
: MAG. ADDRESS DECODED. DATA IS NOT AVAILABLE. DATA IS NOT  
: CORRUPT. STATUS WORD IS NOT AVAILABLE. DATA IS NOT AVAILABLE.  
/ 5

THE UNIVERSITY OF CHICAGO

THIS SECTION DISTINGUISHES BETWEEN TWO DIFFERENT COMMANDS THAT ARE USED BY THE USER.

51-85461-58-15

0100 : TH I/O COMMAND. INCREASE RECORDS  
0101 : TH I/O COMMAND.  
0102 : JUMP SUB BY PROGRAMMER TO PLACE TO ELIMINATE THE CASE WITH MISSING  
0103 : 8 BITS OF I/O COMMAND. NEW LOG AND SEARCH TO ACCOMMODATE THE 64 BITS OF  
0104 : ONE SETTING OF I/O

0197 : TH I/O COMMAND.

[illegible]

AMPOS/20 AMDASH MICRO ASSEMBLY, V. 1.0  
SUGGEST FOR 1750. 1MSL

[illegible]

1. A PAST SETTING OF THE STATE HIGH IS PLACED IN OFFICE.  
2. A PAST SETTING OF THE STATE HIGH IS PLACED IN OFFICE.  
3. A PAST SETTING OF THE STATE HIGH IS PLACED IN OFFICE.

THE STATE OF TEXAS, COUNTY OF DALLAS, ss. I, the undersigned, being duly sworn, depose and say that the contents of the GPO and the State Library Latch

RETURN TO: SAC, ALBANY, N.Y. (100-100000) (P)  
FROM: SAC, ALBANY, N.Y. (100-100000) (P)  
SUBJECT: ALBANY, N.Y. (100-100000) (P)  
RE: ALBANY, N.Y. (100-100000) (P)

DATE

1) THE ONLY ISLAND WITH A BARK WITH PIT & STP AND ALL ELSE CLEAR.  
TIME: NO INFO. AD. COPS, GEG, FINOR, FINOP, DZ & DBUS DATA & CALD  
DATA: DATA: DATA:

THE CONTENTS OF THE SAFFORD ARE INDEXED WITH THE CONTENTS OF THE OREGON

21P: AND THE RESULT PLAYS IN THE AND THE STATE LAUNCHES  
21P: MC, PAL, T, R, C, N, S, A, D, A, B, U, S, M, O, P, A, N, D, I, D, O, S, T, R, U, S, S, A, L, D

UTYUT 71-19 A

11) THE INSTRUCTION REGISTER ARE LOADED WITH THE INSTRUCTION IN ERL.  
JUMP SUB TAKES PLACE TO STARTIME.

```

0104 OPTIMA:      MACF.PALSERZERO.CIS & ACU & CRUS SREG & REG .....RI
0105 OPTIMA:      JUMP SUB TAKES PLACE TO STRIP.....

```

THESE COPIES OF THE REPORTS ARE PLACED INTO TIER A

(U) THE CONTENTS OF THIS MESSAGE ARE UNCLASSIFIED  
RETURN TO THE PLACE:  
MAC FALS...  
SMALLER & SATISFIED PERSONS

COPY ...GMI & DEUS SAID

1 MAY 1981

PAGE 40

AMDS/20 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

START TIMER B  
\*\*\*\*\*

BIT 5 OF THE STATE WORD (COUNTING FROM THE MS END) IS ALLOCATED TO  
INDICATING WHETHER TIMER B IS RUNNING OR NOT.

01B6 SETTIME: MAC ,FALSE,TZERO,CRTN & ALU ...AND5,NOP,OR,OR,DQ & CIREG & DBUS SALU  
/ 6 DAYINSTR D1024

01B7 / 5 (2) THE STATE WORD IS ORED WITH THE CONTENTS OF THE REGISTER AND LOADED  
INTO ERA AND THE STATE LATCHES.

01B8 / 5 RETURN TAKES PLACE  
MAC ,FALSE,TZERO,CRTN & ALU ...AND5,NOP,OR,OR,DQ & CIREG & DBUS SALU  
/ 6 ENAUIC & REG ....PA & AUIEC B00010

BALT TIMER B  
\*\*\*\*\*

01B9 / 6 (1) THE REGISTER IS LOADED WITH A ZERO IN BIT 5 AND A ONE ELSEWHERE.  
JUMP SUB TAKES PLACE TO STRTIME.

01BA / 6 (2) THE STATE WORD FROM ERA IS AND'ED WITH THE CONTENTS OF THE REGISTER  
AND LOADED INTO ERA AND THE STATE LATCHES.

01BB / 6 MAC ,FALSE,TZERO,CRTN & ALU ...AND5,NOP,AND,AND,DQ & CIREG & DBUS SALU  
/ 6 REG ....RA & ENAUIC & AUIEC B00010

OUTPUT TIMER B  
\*\*\*\*\*

01BC / 6 (1) THE INSTRUCTION REGISTER IS LOADED WITH THE INSTRUCTION IN ERA.  
JUMP SUB TAKES PLACE TO STRTIME.

01BD / 6 MAC ,FALSE,TZERO,CJS & ALU & DBUS SERG & REG ....R1  
/ 6 ADDRESS STRTIME

01BE / 6 (2) THE CONTENTS OF CRI ARE LOADED INTO THE TIMER B.  
RETURN TAKES PLACE.

01BF / 6 MAC ,FALSE,TZERO,CRTN & ALU ...NOP,OR,OR,2A & REG ...CRI & DBUS SALU

1 MAY 1981

PAGE 50

AMDS/20 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

/ 5 ENAUIC & STATSEPT B000010000000

CLEAR FAULT REGISTER  
\*\*\*\*\*

01BC / 5 (1) THE FAULT REGISTER IS CLEARED AND RETURN TAKES PLACE  
CIRPTG: MAC ,FALSE,TZERO,CRTN & ALU & DBUS SDATA & DAYINSTR D00 & REG ....RS  
/ 5 CTRFC

OUTPUT TO DATA DISPLAY FIELD  
\*\*\*\*\*

01BD / 5 (1) THE INSTRUCTION IS RELOADED TO THE INSTRUCTION REGISTER  
OPDIDP: MAC & ALU & DBUS SERG & REG ....R1

01BE / 5 (2) THE DATA IN CRI IS LOADED INTO THE DATA DISPLAY LATCHES.  
RETURN TAKES PLACE

01BF / 6 MAC ,FALSE,TZERO,CRTN & ALU ...NOP,OR,OR,2A & REG ...CRI & DBUS SALU  
/ 6 ENAUIC & AUIEC B00001

PROCESSOR AND AUXILIARY REGISTER CONTROL ( COMMAND GROUP XIII )  
OPC STRTIME+15

01BF / 5 (1) JUMP TAKES PLACE TO BRCH00P1.

01BP / 5 OPUTE14: MAC ,FALSE,TZERO,CJS & ALU & DBUS SMOKE & ADDRESS BRCH00P1

01C0 / 5 MAC ...JP & ALU & ADDRESS ILLEGOP ; CMD 4000

01C1 / 5 MAC ...JP & ALU & ADDRESS ILLEGOP ; CMD 4001

01C2 / 5 MAC ...JP & ALU & ADDRESS ILLEGOP ; CMD 4002

01C3 / 5 MAC ...JP & ALU & ADDRESS ILLEGOP ; CMD 4003

01C4 / 5 MAC ...JP & ALU & ADDRESS ILLEGOP ; CMD 4004

01C5 / 5 MAC ...JP & ALU & ADDRESS ILLEGOP ; CMD 4005

01C6 / 5 MAC ...JP & ALU & ADDRESS ILLEGOP ; CMD 4006

01C7 / 5 MAC ...JP & ALU & ADDRESS ILLEGOP ; CMD 4007

01C8 / 5 MAC ...JP & ALU & ADDRESS STRTIME ; CMD 4008

01C9 / 5 MAC ...JP & ALU & ADDRESS HTIME ; CMD 4009

01CA / 5 MAC ...JP & ALU & ADDRESS OPTIME ; CMD 400A

01CB / 5 MAC ...JP & ALU & ADDRESS ILLEGOP ; CMD 400B



PAGE 52

;(12) RETURN TAKES PLACE IF ZLSP WAS SET BY THE LAST INSTRUCTION, THE CONTENTS  
; OF R1 ARE INVERTED AND PASTED THROUGH THE ALU AGAIN.  
; WAS TRUE ZLSP, CRIN & ALU , ABUS, NOP, BINOM, EACR, DZ & REG ... RI  
01D6



MDCS/29 ANDASM MICRO ASSEMBLER, V1.0  
 SIMULATION SEQUENCES FOR SINGLE LENGTH SUBRPS FOR 1280. PMS-2

STAFF IHS:VLS  
27837  
27837

1. NO CONDITIONAL OPTION TAKES PLACE: NATIONAL IN VESTMENT FUNDING  
1.547.

005  
170

0490  
UNIVERSITY OF CALIFORNIA LIBRARY  
LIBRARY OF THE UNIVERSITY OF CALIFORNIA

CA 50

(9) THIS IS THE BEST PLACE TO GET THE BEST  
JUNK PAPER FOR THE BEST PRICE.

0607 ICPC0404 MAC, FAC + K. S.  
1904 LUSAC, FAC + K. S.

2008 JUL 24 10 48 AM '08

0000 / S  
0000 / S  
0000 / S  
0000 / S

:(10) THIS IS THE ENTRY POINT FOR INTERMEDIATE SUBROUTINE  
: A JUMP SUB TAKES PLACE TO THE SUBROUTINE OVER

00408 CPC000242:: MAC, PALSB, TERC, CJS  
/ 6 BADDENESS 0715P

1  
5 /  
PAGES 5 AND 6  
45140 CITHOWE

THE CONTENTS OF THE DERIVED OPERAND ARE ADDED TO THE CONTENTS OF THE SPECIFIED REGISTER.

0000 SPIA2: MAC \*\*CONT

```

/ 8 ALU 001,000,300S,0
/ 5 RES ,CR1,CR1,P5
/ 5 STATUSPT =0000000010000

```

/S	STATSHR	#0000
/S	DBUS SREG	
/S	CARRYSEL	CAR

[illegible]

4400 (12) A RETURN OCCURS CONDITIONAL ON OVERFLOW NOT HAVING A C-12 MAC PAGE TWO CONT

00400 JAC, PAUL, C. R. N.

AMCDS/20 AMDASM MICRO ASSEMBLY, V.1.0  
 EVALUATION SEQUENCES FOR SINGLE LENGTH SUBJECT FOR 1750 (MSL)

[illegible]

100

[illegible]

00000000000000000000000000000000

1. A jump in the price of a stock.

7-10

00000 IOPC0441:: NAC, VANDERBILT UNIV

[illegible]

0010 / S  
WATERS, J. C.  
BAPTIST CHURCH  
ALBUQUERQUE, N.M.

100-441507-9

: SINGLE PRECISION INTEGER SUMMARY :

.....

:(1) THIS IS THE ENTRY POINT FOR REGISTER TO REGISTER ADDRESS MODE.  
:(2) THE CONTENTS OF THE SPECIAL REGISTER ARE SUBTRACTED FROM THE

THE CONTENTS OF THE SPECIAL REGISTERS ARE SUBTRACTED.  
THE MACHINE AND MICE-STATS REGISTERS ARE LOADED DIRECTLY FROM  
17-10 IN IP

12. IC. IN. IP  
CARRY IN TO THE ALU IS SET TO ONE  
CARRY TO THE ALU IS SET TO ONE

2011 OCT01 11:54:00.000  
CARRY TO THE APPROPRIATE STATUS. THIS IS CARRY OUT OF THE ALU



1.000

213

THE UNIVERSITY OF CHICAGO

4390

[illegible]

THE  
JOURNAL OF THE  
ROYAL ANTHROPOLOGICAL INSTITUTE

[illegible]

\*\*\*\*\*  
 1. ENTER POINT OF REFERENCE TO REGISTER ADDRESSING MODE  
 \*\*\*\*\*  
 THE DATA IN THE REGISTER IS TRANSFERRED TO REGS

8422	PCCDCI:	MAG	. . . . .	0.0
/	/	AUG	. . . . .	0.0
/	/	SEP	. . . . .	0.0
/	/	OCT	. . . . .	0.0
/	/	NOV	. . . . .	0.0
/	/	DEC	. . . . .	0.0

```

;C2 ENTRY POINT FOR LSP ADDRESSING
;*****
;JMP SUB #1, LSP OPPIAND PATCH ROUTINE
;*****
;C23 SPECIALIZE: MACRO REGISTER C23
;C23 SPECIALIZE: PATCHES C23/P
;C23 SPECIALIZE: A100 C23/SNMP

```

[illegible]062B  
; NAC, YAL, . . . 11.

1 MAY 1981

PAGE 11

AMDS/29 AMDASH MICRO ASSEMBLY, V1.0  
 INITIATION SEQUENCES FOR SIGNAL LENGTH  
 SORSET FOR 1750. (ENSL

126) THE 25 BBS OF VHS ARE NEGATED AND LOADED INTO CH1. THIS IS THE ACTION WHEN IT HAS BEEN DETERMINED THAT THE PRODUCT MUST BE REJECTED.

8432  
HAC  
ALL  
MAY, SUPP.

MASTIN RAY  
CARRIS - 2822

[illegible]

RETURN TO: A. J. ...

DTA  
ALD  
NAC

... (31) IN THE CASE OF THE ...  
... BE POSITIVE. THE ...

REGISTER LOCATED AT 1011 A  
244 31M51 NAC, PAGE 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 8

ALL INFORMATION CONTAINED  
HEREIN IS UNCLASSIFIED  
DATE 09-22-2011 BY 60322  
PJS

5  
5  
5  
CARRIED OVER  
CARRIED OVER  
CARRIED OVER

STATISTICAL ABSTRACT

[illegible]

SINGLE PRECISION INTEGER DIVISION

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1

: ENTRY POINT FOR PLOTTER TO FEED :

```
*****  
***** DATA IN 382 IS *****
```

```

0435 OP CODED1:: MAC , , JP
/ 6 ALU , , NOP, OP, CR, ZA

```

REG ..GR2,R5  
CERIG S DPOS SALU

9 / BADEPRESS SPIDQ

```

: ENTRY POINT FOR ISP ADDRESSING
: *****

```

\_\_\_\_\_

TM FS 403

1 MAY 1961

TO: JAMES H. MICRO, JR., DIRECTOR, MICROPROCESSING DIVISION, AIR FORCE RESEARCH AND DEVELOPMENT COMMAND, RANDOLPH AFB, TEXAS

FROM: JAMES H. MICRO, JR., DIRECTOR, MICROPROCESSING DIVISION, AIR FORCE RESEARCH AND DEVELOPMENT COMMAND, RANDOLPH AFB, TEXAS

SUBJECT: MICROPROCESSING DIVISION, AIR FORCE RESEARCH AND DEVELOPMENT COMMAND, RANDOLPH AFB, TEXAS

1. PURPOSE: TO PROVIDE A SUMMARY OF THE MICROPROCESSING DIVISION'S ACTIVITIES DURING THE PAST YEAR.

2. SUMMARY: The Microprocessing Division has been actively engaged in the development and testing of microprocessors for the Air Force. The division has completed the design and testing of several microprocessors, and has been successful in demonstrating their capabilities. The division has also been involved in the development of software for the microprocessors, and has been successful in demonstrating the effectiveness of the software. The division has been successful in demonstrating the capabilities of the microprocessors, and has been successful in demonstrating the effectiveness of the software.

3. DETAILS: The Microprocessing Division has been actively engaged in the development and testing of microprocessors for the Air Force. The division has completed the design and testing of several microprocessors, and has been successful in demonstrating their capabilities. The division has also been involved in the development of software for the microprocessors, and has been successful in demonstrating the effectiveness of the software. The division has been successful in demonstrating the capabilities of the microprocessors, and has been successful in demonstrating the effectiveness of the software.

4. CONCLUSION: The Microprocessing Division has been successful in demonstrating the capabilities of the microprocessors, and has been successful in demonstrating the effectiveness of the software. The division has been successful in demonstrating the capabilities of the microprocessors, and has been successful in demonstrating the effectiveness of the software.

5. RECOMMENDATIONS: The Microprocessing Division recommends that the Air Force continue to support the development and testing of microprocessors, and that the division be provided with the resources necessary to continue its work.

6. REFERENCES: The Microprocessing Division has referenced the following documents in the course of its work:

- 1. "Microprocessors for the Air Force," by James H. Micro, Jr., RANDOLPH AFB, TEXAS, 1960.
- 2. "Microprocessors for the Air Force," by James H. Micro, Jr., RANDOLPH AFB, TEXAS, 1961.

7. DISTRIBUTION: This report is being distributed to the following organizations:

- 1. The Air Force Research and Development Command, RANDOLPH AFB, TEXAS.
- 2. The Air Force Research and Development Command, RANDOLPH AFB, TEXAS.

8. APPROVAL: This report is approved for distribution by the following:

- 1. James H. Micro, Jr., Director, Microprocessing Division, AIR FORCE RESEARCH AND DEVELOPMENT COMMAND, RANDOLPH AFB, TEXAS.

9. DATE: 1 MAY 1961

1 MAY 1981

PAGE 14

1 MAY 1981

PAGE 15

AMDOS/20 ANDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

```

/ 6 DATMSRT D#1
/ 6
;(15) QREG AND GR1 ARE UNSHIFTED, & JOES INTO THE MS BIT OF DOTS.
/ 6
0444 / 6 MAC ...CONT
/ 6 ALU B#0,B#1,RAMQU,OR,OR,ZA
/ 6 REC B#01,GR1,GR1
/ 6 CIALU & DBUS SNOKE
/ 6 STATSHFT B#000100010000
/ 6
;(16) JUMP BACK TO (15) TAKES PLACE IF N IN THE MICROSTATUS REGISTER IS NOT
/ 6 SET.
/ 6
0445 / 6 MAC TRUE,MUL LOOP
/ 6 ALU & DBUS SNOKE
/ 6 STATSHFT B#00000011110
/ 6
;(16A) THE DIVISOR AND THE QUOTIENT MASK ARE DOWNSHIFTED TO COMPENSATE
/ 6 FOR THE FACT THAT ONE EXTRA SHIFT HAS BEEN DONE.
/ 6
0446 / 6 MAC ...CONT
/ 6 ALU ...RAMQU,OR,OR,ZA
/ 6 REC ...GR1,GR1
/ 6 CIALU & DBUS SNOKE
/ 6 STATSHFT B#000100000000
/ 6
;(16B) THE DIVISOR AND QUOTIENT MASK ARE DOWNSHIFTED AGAIN SO THAT
/ 6 THE FIRST NON ZERO BIT IS ALIGNED TO BIT POS. 14.
/ 6
0447 / 6 MAC ...CONT
/ 6 ALU ...RAMQU,OR,OR,ZA
/ 6 REC ...GR1,GR1
/ 6 CIALU & DBUS SNOKE
/ 6 STATSHFT B#001100000000
/ 6
;(17) THE DIVISOR IS SUBTRACTED FROM THE REMAINDER.
/ 6
0448 / 6 MAC ...CONT
/ 6 ALU ...RAMP,SUBR,SUBR,AB
/ 6 REC B#01,GR1,GR1
/ 6 CIALU & DBUS SNOKE
/ 6 STATSHFT B#010000000000
/ 6
;(18) DRS SIGN BIT OF THE REMAINDER IS MASKED OFF.
/ 6
0449 / 6 MAC ...CONT
/ 6 ALU ...DBUS,NOP,AND,AND,DA
/ 6 REC B#01,B#01,GR1,GR1
/ 6 DBUS SDA7 & DATMSRT D#32768
/ 6
;(19) JUP TAKES PLACE IF REMAINDER IS POSITIVE
/ 6
044A / 6 MAC TRUE,ZMSB,CJP

```

AMDOS/20 ANDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

```

/ 6 ADDRESS,SPID4
/ 6 ALU & DBUS SNOKE
/ 6
;(20) DIVISOR IS ADDED TO REMAINDER
/ 6
044B / 6 MAC ...CONT
/ 6 ALU ...RAMP,ADD,ADD,AB
/ 6 REC B#01,GR1,GR1
/ 6 CIALU & DBUS SNOKE
/ 6 STATSHFT B#000000000000
/ 6
;(21) THE DIVISOR AND THE QUOTIENT MASK ARE SHIFTED DOWN.
/ 6
044C / 6 MAC ...CONT
/ 6 ALU ...RAMQU,OR,OR,ZA
/ 6 REC ...GR1,GR1
/ 6 CIALU & DBUS SNOKE
/ 6 CARRYSEL COLSB
/ 6 STATSHFT B#000000000000
/ 6
;(21) JUMP TO SPID2 TAKES PLACE IF CARRY WAS NOT SET. IE BIT IN QUOTIENT MASK
/ 6 HAS NOT BEEN SHIFTED OUT OF GR1.
/ 6
044D / 6 MAC FALSE,CARR,CJP
/ 6 ADDRESS SPID2
/ 6 ALU ...DBUS,NOP,OR,OR,DZ
/ 6 REC ...R#
/ 6 DBUS SNOKE
/ 6
;(22) JUMP TO SPID5 TAKES PLACE IF THE MS BIT WAS SET INDICATING A NEGATIVE
/ 6 RESULT.
/ 6
044E / 6 MAC FALSE,ZMSB,CJP & ALU & DBUS SNOKE & ADDRESS SPID5
/ 6
;(22) THE QUOTIENT IN ERG IS LOADED INTO GR1. RETURN TAKES PLACE IF THE
/ 6 QUOTIENT IS TO BE POSITIVE.
/ 6
044F / 6 MAC FALSE,TZPO,CRTN
/ 6 ALU B#1,B#0,ABUS,RAMP,OR,OR,DZ
/ 6 REC B#01,GR1,GR1
/ 6 CIALU & DBUS SNOKE
/ 6 STATSHFT B#000000100000
/ 6 CARRYSEL CZERO
/ 6
;(23) A ONE IS PLACED IN THE APPROPRIATE POSITION IN THE QUOTIENT USING THE
/ 6 QUOTIENT MASK IN QREG.
/ 6
0450 / 6 MAC ...CONT
/ 6 ALU ...ABUS,NOP,OR,OR,DQ
/ 6 REC ...R#
/ 6 CERE & DBUS SALU
/ 6

```



1 MAY 1981

PAGE 16

PAGE 17

ANDOS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

```

9451 / 5 (26) THE DIVISOR AND THE QUOTIENT MASE ARE SHIFTED DOWN.
      / 5 MAC ...CONT
      / 5 ALU ...RAMPD,OR,OR,2A
      / 5 REG ...GRI,GRI
      / 5 CIALU & DBUS SNOKE
      / 5 CARRISEL CQLSB
      / 5 STATSHFT B#010000000000

```

```

9452 / 5 (25) JUMP TO SPID2 TAKES PLACE IF THE QUOTIENT
      / 5 MASE HAS NOT BEEN SHIFTED OUT OF THE GRI.
      / 5 MAC ...FALSE,CARR,CJP
      / 5 ADDRESS SPID2
      / 5 ALU ...RAMPD,OR,OR,DZ
      / 5 REG ...R#
      / 5 DBUS SNOKE

```

```

9453 / 5 (25A) JUMP TO SPID5 TAKES PLACE IF THE MS BIT WAS SET INDICATING A NEGATIVE
      / 5 RESULT.
      / 5 MAC ...FALSE,ZMRB,CJP
      / 5 ALU & DBUS SNOKE & ADDRESS SPID5

```

```

9454 / 5 (26) THE QUOTIENT IS PLACED IN GRI, THE MACHINE STATUS REGISTER IS
      / 5 LOADED AND RETURN TAKES PLACE.
      / 5 MAC ...FALSE,TZERO,CRTN
      / 5 ALU B#1000,ANUS,REMT,OR,OR,DZ
      / 5 REG ...GRI,GRI,R#
      / 5 CIALU & DBUS SNOKE
      / 5 STATSHFT B#000000010000

```

```

9455 / 5 (26A) THE REMAINDER IN GRI + 1 IS NEGATED.
      / 5 MAC ...CONT
      / 5 ALU ...RAMPD,OR,OR,2A
      / 5 REG ...RAMPD,OR,OR,2A
      / 5 CARRISEL CQLSB
      / 5 CIALU & DBUS SNOKE
      / 5 STATSHFT B#010000000000

```

```

9456 / 5 (26B) THE QUOTIENT IS NEGATED AND RETURN TAKES PLACE.
      / 5 MAC ...FALSE,TZERO,CRTN
      / 5 ALU B#1,ANUS,REMT,OR,OR,DZ
      / 5 CIALU & DBUS SNOKE

```

ANDOS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

```

/ 5 REG ...GRI,GRI,R#
/ 5 STATSHFT B#010000010000
/ 5 CARRISEL CZERO

```

SINGLE PRECISION INTEGER COMPARE  
\*\*\*\*\*

ENTRY POINT FOR REGISTER TO REGISTER ADDRESSING  
\*\*\*\*\*

THE CONTENTS OF REGISTER GR2 ARE SUBTRACTED FROM THE CONTENTS  
REGISTER GR1. THE MACHINE STATUS REGISTER IS SET BASED ON THE  
RESULT WHICH IS NOT LOADED INTO ANY REGISTER. CARRY IN TO THE MACHINE  
STATUS REGISTER IS SET TO ZERO.

```

9457 / 5 OP CODE 71: MAC ...FALSE,TZERO,CRTN
      / 5 ALU ...RAMPD,OR,OR,2A
      / 5 REG ...GR2,GRI
      / 5 DBUS SNOKE
      / 5 STATSHFT B#010000010000
      / 5 CARRISEL CZERO

```

ENTRY POINT FOR BASE RELATIVE ADDRESSING  
\*\*\*\*\*

```

9458 / 5 OP CODE 52: MAC ...FALSE,TZERO,CJS
      / 5 ALU & DBUS SNOKE
      / 5 BADDRESS OFB1

```

```

9459 / 5 MAC ...FALSE,TZERO,CRTN
      / 5 ALU ...RAMPD,OR,OR,2A
      / 5 REG ...R#10,RZERO,R#
      / 5 DBUS SNOKE
      / 5 CARRISEL CZERO & STATSHFT B#010000010000

```

ENTRY POINT FOR BASE RELATIVE INDEXED ADDRESSING  
\*\*\*\*\*

```

945A / 5 JUMP SUB TO OPERAND FETCH ROUTINE
      / 5 OP CODE 40C: MAC ...FALSE,TZERO,CJS
      / 5 ALU & DBUS SNOKE & BADDRESS OFB1

```

1 MAY 1981 PAGE 18

AMDOS/29 AMDASM MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

0453 : DERIVED OP IN R15 IS SUBTRACTED FROM CONTENTS OF R12  
/ 6  
MAC ,FALSE,TZERO,CRTN  
ALU ,R15,ADUS,MOP,SUBR,SUBR,DA  
REG ,R15,TZERO,R15  
DBUS SNOKE & CARRISEL CZERO  
STATSHT B010000010000  
/ 6  
ENTRY POINT FOR ISP ADDRESSING  
\*\*\*\*\*  
045C : MAC ,FALSE,TZERO,CJS  
/ 6  
ALU & DBUS SNOKE & ADDRESS OFISP  
\*\*\*\*\*  
045D : MAC ,FALSE,TZERO,CRTN  
/ 6  
ALU ,R15,ADUS,MOP,SUBR,SUBR,DA  
REG ,R15,TZERO,R15  
DBUS SNOKE & CARRISEL CZERO & STATSHT B010000010000  
/ 6  
ENTRY POINT FOR ISM ADDRESSING  
\*\*\*\*\*  
045E : MAC ,FALSE,TZERO,CJS  
/ 6  
ALU & DBUS SNOKE & ADDRESS OFISM  
\*\*\*\*\*  
045F : MAC ,FALSE,TZERO,CRTN  
/ 6  
ALU ,R15,ADUS,MOP,SUBR,SUBR,DA  
REG ,R15,TZERO,R15  
DBUS SNOKE & CARRISEL CZERO  
STATSHT B010000010000  
/ 6  
ENTRY POINT FOR DIRECT OR DIRECT IMPLIED ADDRESSING  
\*\*\*\*\*  
0460 : MAC ,FALSE,TZERO,CJS  
/ 6  
ALU & DBUS SNOKE & ADDRESS OFD11  
\*\*\*\*\*  
0461 : MAC ,FALSE,TZERO,CRTN  
/ 6  
ALU ,R15,ADUS,MOP,SUBR,SUBR,DA  
REG ,R15,TZERO,R15  
DBUS SNOKE & CARRISEL CZERO  
STATSHT B010000010000  
/ 6  
ENTRY POINT FOR IMMEDIATE ADDRESSING  
\*\*\*\*\*

1 MAY 1981 PAGE 19

AMDOS/29 AMDASM MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

0462 : MAC ,FALSE,TZERO,CJS  
/ 6  
ALU & DBUS SNOKE & ADDRESS OFIM  
\*\*\*\*\*  
0463 : MAC ,FALSE,TZERO,CRTN  
/ 6  
ALU ,R15,ADUS,MOP,SUBR,SUBR,DA  
REG ,R15,TZERO,R15  
DBUS SNOKE & CARRISEL CZERO  
STATSHT B010000010000  
/ 6  
COMPARE BETWEEN LIMITS  
\*\*\*\*\*  
ENTRY POINT FOR DIRECT OR DIRECT IMPLIED ADDRESSING  
\*\*\*\*\*  
0464 : MAC ,FALSE,TZERO,CJS  
/ 6  
ALU & DBUS SNOKE & ADDRESS OFD12  
\*\*\*\*\*  
0465 : MAC ,FALSE,TZERO,CRTN  
/ 6  
ALU ,R15,ADUS,MOP,SUBR,SUBR,DA  
REG ,R15,TZERO,R15  
DBUS SNOKE & CARRISEL CZERO  
STATSHT B010000010000  
/ 6  
THE LOWER LIMIT IN Q IS SUBTRACTED FROM THE UPPER LIMIT. ALL OF THE MICROSTATUS  
REGISTER BITS ARE LOADED. ONLY THE CARRY BIT OF THE MACHINE  
STATUS REGISTER IS LOADED.  
MAC ,CONT & ALU ,R15,ADUS,MOP,SUBR,SUBR,DQ & REG ,R15  
DBUS SNOKE & STATSHT B010000010000 & MACSTEN B0000  
/ 6  
CARRISEL CONE  
\*\*\*\*\*  
0467 : RETURN TAKES PLACE IF MICRO STATUS BIT N WAS SET.  
/ 6  
MAC ,TRUE,MOL,CRTN & ALU & DBUS SNOKE & STATSHT B0000000101110  
\*\*\*\*\*  
0468 : THE LOWER LIMIT IS SUBTRACTED FROM THE CONTENTS OF CRI  
/ 6  
THE MACHINE STATUS IS SET ACCORDING TO THE RESULT. CARRY IS SET TO ZERO.  
MAC ,CONT  
ALU ,R15,ADUS,MOP,SUBR,SUBR,DA  
REG ,R15,TZERO,R15  
DBUS SNOKE & CARRISEL CZERO  
STATSHT B010000010000  
/ 6  
RETURN TAKES PLACE IF THE RESULT WAS NEGATIVE INDICATING THAT THE CONTENTS  
OF CRI WERE LESS THAN THE LOWER LIMIT.  
MAC ,TRUE,MOL,CRTN  
ALU & DBUS SNOKE & STATSHT B0000000101110  
/ 6

1 MAY 1981

PAGE 26

AMDOS/20 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

```

046A / 6 THE UPPER LIMIT IS SUBTRACTED FROM THE CONTENTS OF GR1. THE MACHINE STATUS
      / 6 IS SET ON THE RESULT OF THE SUBTRACTION. CARRY IS SET EQUAL TO ZERO.
      / 6 MAC ...CONT
      / 6 ALU ...ABUS,NOP,SUBR,SUBR,DA
      / 6 REG ...GR1,REG & DBUS SNOKE & CARRYSEL CZERO
      / 6 STATEST B#010000010000

046B / 6 RETURN TAKES PLACE IF THE RESULT OF THE SUBTRACTION WAS POSITIVE INDICATING
      / 6 THAT THE CONTENTS OF GR1 WERE GREATER THAN THE UPPER LIMIT.
      / 6 MAC TRUE,MUE,CRYN
      / 6 ALU & DBUS SNOKE & STATEST B#000000100110

046C / 6 THE CONTENTS OF GR1 ARE BETWEEN THE LIMITS SO THE MACHINE STATUS IS SET
      / 6 FOR A ZERO RESULT.
      / 6 MAC FALSE,TZPRO,CRYN
      / 6 ALU ...NOP,AND,AND,DZ
      / 6 DBUS SNOKE & CARRYSEL CZERO
      / 6 STATEST B#00000010000

```

INCREMENT MEMORY BY POSITIVE INTEGER  
\*\*\*\*\*

ENTRY POINT  
\*\*\*\*\*

```

046D / 6 (1) JUMP SUB TAKES PLACE TO OPD11
      / 6 OPCODES: MAC FALSE,TZERO,CJS & ALU & DBUS SNOKE & BADDRESS OPD11
      / 6 THE INSTRUCTION IN IR0 IS SHIPPED WITH THE CONTENTS OF IR0.
      / 6 MAC ...CONT & ALU ...ABUS,RAM,OR,OR,DZ & REG ...RZERO,RZERO,R1
      / 6 CEARL & CEREZ & DBUS SALU

046E / 6 (3) THE INSTRUCTION IN IR0 IS DOWNSHIFTED.
      / 6 MAC ...CONT & ALU ...RAMD,OR,OR,DZ & REG ...RZERO,RZERO & CEARL
      / 6 DBUS SNOKE & STATEST B#000000000000

046F / 6 (4) THE INSTRUCTION IN IR0 IS DOWNSHIFTED.
      / 6 MAC ...CONT & ALU ...RAMD,OR,OR,DZ & REG ...RZERO,RZERO,R1
      / 6 CEARL & CEREZ & DBUS SALU

```

1 MAY 1981

PAGE 21

AMDOS/20 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

```

0470 / 6 MAC ...CONT & ALU ...RAMD,OR,OR,DZ & REG ...RZERO,RZERO & CEARL
      / 6 DBUS SNOKE & STATEST B#000000000000

0471 / 6 (5) THE INSTRUCTION IN IR0 IS MASKED BY 00000000011111 AND DOWNSHIFTED.
      / 6 MAC ...CONT & ALU ...DBUS,RAMD,AND,AND,DA & REG ...RZERO,RZERO
      / 6 DBUS SNOKE & STATEST B#000000000000

0472 / 6 (6) 2 IS ADDED TO THE CONTENTS OF IR0 AND IT IS DOWNSHIFTED.
      / 6 MAC ...CONT & ALU ...DBUS,RAMD,ADD,ADD,DA & REG ...RZERO,RZERO & CEARL
      / 6 DBUS SNOKE & STATEST B#000000000000

0473 / 6 (7) THE POSITIVE INTEGER NOW OBTAINED IS ADDED TO THE CONTENTS OF IR0.
      / 6 MAC ...CONT & ALU ...DBUS,ADD,ADD,DA & DBUS SALU & CEREZ
      / 6 REG ...RZERO,R5 & STATEST B#000000010000 & CARRYSEL CGAR
      / 6 MACSTEN B#0000

0474 / 6 (3) JUMP TO OSGENPUR TAKES PLACE IF OVERFLOW WAS NOT SET BY THE PREVIOUS
      / 6 INSTRUCTION.
      / 6 MAC FALSE,OVER,CJP & ALU ...ABUS,RAM,OR,OR,DZ & REG ...RZERO,R1
      / 6 DBUS SNOKE & CEARL & BADDRESS OSGENPUR

0475 / 6 (4) JUMP SUB TO OSGENPUR TAKES PLACE.
      / 6 MAC FALSE,TZERO,CJS & ALU & DBUS SNOKE & BADDRESS OSGENPUR

0476 / 6 (5) JUMP TO OVERFLOW TAKES PLACE.
      / 6 MAC ...JP & ALU & DBUS SNOKE & BADDRESS OVERFLOW

```

DECREMENT MEMORY BY POSITIVE INTEGER  
\*\*\*\*\*

DECREMENT MEMORY BY POSITIVE INTEGER  
\*\*\*\*\*

ENTRY POINT  
\*\*\*\*\*

```

0477 / 6 (1) JUMP SUB TAKES PLACE TO OPD11
      / 6 OPCODES: MAC FALSE,TZERO,CJS & ALU & DBUS SNOKE & BADDRESS OPD11
      / 6 THE INSTRUCTION IN IR0 IS SHIPPED WITH THE CONTENTS OF IR0.
      / 6 MAC ...CONT & ALU ...ABUS,RAM,OR,OR,DZ & REG ...RZERO,RZERO,R1
      / 6 CEARL & CEREZ & DBUS SALU

```

1 MAY 1981

PAGE 22

AMDOS/29 AMDASM MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

```

: (3) THE INSTRUCTION IN IR0 IS DOWNSHIFTED.
0479 / 5 MAC ...CONT & ALU ...RAMF,OP,CR,TA & REG ...RZERO,RZERO & CICALU
      DBUS SNOKE & STATSHFT #0000000000000000
: (4) THE INSTRUCTION IN IR0 IS DOWNSHIFTED.
047A / 5 MAC ...CONT & ALU ...RAMD,OP,CR,TA & REG ...RZERO,RZERO & CICALU
      DBUS SNOKE & STATSHFT #0000000000000000
: (5) THE INSTRUCTION IN IR0 IS MASKED BY 0000000000000000 AND DOWNSHIFTED.
047B / 5 MAC ...CONT & ALU ...RAMD,AND,AND,DA & REG ...RZERO,RZERO
      DBUS SNOKE & STATSHFT #0000000000000000
: (6) 2 IS ADDED TO THE CONTENTS OF IR0 AND THE RESULT DOWNSHIFTED.
      THE BIT PATTERN FOR THE DATA INSERSION IS OK FOR THE SHIFT CONTROL ALSO.
047C / 5 MAC ...CONT & ALU ...DBUS,RAND,ADD,DA & REG ...RZERO,RZERO
      DBUS SNOKE & STATSHFT #0000000000000000
: (7) THE POSITIVE INTERCEPT NOW OBTAINED IS SUBTRACTED FROM THE CONTENTS OF IR0.
047D / 5 MAC ...CONT & ALU ...RAMF,OP,CR,TA & REG ...RZERO,RZERO
      REG ...RZERO,RZERO & STATSHFT #0000000000000000
      MACSTEN #00000000
: (3) JUMP TO OSCEMPUR TAKES PLACE IF OVERFLOW WAS NOT SET BY THE PREVIOUS
      INSTRUCTION.
047E / 5 MAC ...FALSE,OP,CR,TA & ALU ...RAMF,OP,CR,TA & REG ...RZERO,RZERO
      DBUS SNOKE & CICALU & ADDRESS OSCEMPUR
: (4) JUMP SUB TO OSCEMPUR.
047F / 5 MAC ...FALSE,RZERO,CJS & ALU & DBUS SNOKE & ADDRESS OSCEMPUR
: (5) JUMP TO OVERFLOW TAKES PLACE.
0480 / 5 MAC ...JP & ALU & DBUS SNOKE & ADDRESS OVERFLOW

```

SINGLE PRECISION NIZATE REGISTER

```

: (1) THE CONTENTS OF CR2 (RB) ARE PLACED IN CR1 (RA), THE MACHINE STATUS IS
      LOADED.
0481 / 5 MAC ...CONT & ALU ...RAMF,OP,CR,TA & REG ...RZERO,RZERO
      CICALU & DBUS SNOKE & STATSHFT #0000000000000000
      MACSTEN #00000000

```

1 MAY 1981

PAGE 23

AMDOS/29 AMDASM MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

```

: (2) RETURN TAKES PLACE IF MACHINE STATUS N IS NOT SET.
0482 / 5 MAC ...FALSE,MUI,CRFN & ALU & DBUS SNOKE & STATSHFT #0000000000000000
: (3) THE CONTENTS OF CR2 (RB) ARE NEGATED AND PLACED IN CR1 (RA).
0483 / 5 MAC ...FALSE,TZERO,CRFN & ALU ...RAMF,SUBS,SUBS,TA & CICALU
      DBUS SNOKE & STATSHFT #0000000000000000
      REG ...RZERO,RZERO & STATSHFT #0000000000000000

```

SINGLE PRECISION NIZATE REGISTER

ENTRY POINT

```

: (1) THE CONTENTS OF CR2 (RB) ARE NEGATED AND PLACED IN CR1 (RA).
      THE MACHINE STATUS IS SET ACCORDINGLY AND RETURN TAKES PLACE.
0484 / 5 MAC ...CONT & ALU ...RAMF,OP,CR,TA & REG ...RZERO,RZERO
      REG ...RZERO,RZERO & STATSHFT #0000000000000000
      MACSTEN #00000000

```

```

: (2) RETURN OCCURS IF OVERFLOW HAS NOT BEEN SET.
0485 / 5 MAC ...FALSE,OP,CRFN & ALU & DBUS SNOKE

```

```

: (3) JUMP TO OVERFLOW
0486 / 5 MAC ...JP & ALU & DBUS SNOKE & ADDRESS OVERFLOW

```

INCLUSIVE LOGICAL OR

ENTRY POINT FOR REGISTER ADDRESSING

```

: (1) THE CONTENTS OF CR2 ARE ORED WITH THE CONTENTS OF CR1 AND THE RESULT PLACED
      IN CR1. THE MACHINE STATUS REGISTER IS LOADED ACCORDING TO THE RESULT.
0487 / 5 MAC ...FALSE,TZERO,CRFN & ALU ...RAMF,OP,CR,TA & REG ...RZERO,RZERO
      CICALU & DBUS SNOKE & STATSHFT #0000000000000000
      MACSTEN #00000000

```

ENTRY POINT FOR BASE RELATIVE ADDRESSING

1 MAY 1981

PAGE 24

AMDOS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

```

(1) JUMP SUB TO OFB1
0480 OPD036:: MAC ,FALSE,TZERO,CJS & ALU & DBUS SNOKE & BADDRESS OFB1
(2) THE DERIVED OPERAND IS ORED WITH THE CONTENTS OF IR2 AND THE RESULT
    PLACED IN IR2
0489 / S
    REG R410,R410,RZERO,RZERO,R5 & DBUS SNOKE & STATSHFT #000000010000
    CICALU & CARRISEL CZERO
    ENTRY POINT FOR BASE RELATIVE INDEED ADDRESSING
    *****
(1) JUMP SUB TO OFB1
048A TOPD40F: MAC ,FALSE,TZERO,CJS & ALU & DBUS SNOKE & BADDRESS OFB1
(2) THE DERIVED OPERAND IS ORED WITH THE CONTENTS OF IR2 AND THE RESULT
    PLACED IN IR2
048B / S
    MAC ,FALSE,TZERO,CRTN & ALU ,B#0,ABUS,RAMP,OR,OR,DA
    REG R410,R410,RZERO,RZERO,R5 & DBUS SNOKE & STATSHFT #000000010000
    CICALU & CARRISEL CZERO
    ENTRY POINT FOR DIRECT OR DIRECT INDEED ADDRESSING
    *****
(1) JUMP SUB TO OFD1
048C OPD036:: MAC ,FALSE,TZERO,CJS & ALU & DBUS SNOKE & BADDRESS OFD1
(2) THE DERIVED OPERAND IS ORED WITH THE CONTENTS OF CR1 AND THE RESULT PLACED
    IN CR1.
048D / S
    MAC ,FALSE,TZERO,CRTN & ALU ,B#0,ABUS,RAMP,OR,OR,DA
    REG ,CR1,CR1,R5 & DBUS SNOKE & STATSHFT #000000010000 & CICALU
    CARRISEL CZERO
    ENTRY POINT FOR IMMEDIATE ADDRESSING
    *****
(1) JUMP SUB TO OFD1
048E TOPD40B: MAC ,FALSE,TZERO,CJS & ALU & DBUS SNOKE & BADDRESS OFD1
(2) THE DERIVED OPERAND IS ORED WITH THE CONTENTS OF CR1 AND THE RESULT LEFT
    IN CR1.
048F / S
    MAC ,FALSE,TZERO,CRTN & ALU ,B#0,ABUS,RAMP,OR,OR,DA
    REG ,CR1,CR1,R5 & DBUS SNOKE & STATSHFT #000000010000 & CICALU
    CARRISEL CZERO

```

1 MAY 1981

PAGE 25

AMDOS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

```

LOGICAL AND
*****
ENTRY POINT FOR REGISTER ADDRESSING
(1) THE CONTENTS OF CR2 (R2) ARE AND'ED WITH THE CONTENTS OF CR1 (R1).
    THE RESULT IS STORED IN CR1 (R1).
0490 OPD037:: MAC ,FALSE,TZERO,CRTN & ALU ,B#0,RAMP,AND,AND,AB & REG ,CR1,CR2
    / S
    CICALU & DBUS SNOKE & STATSHFT #000000010000
    CARRISEL CZERO
    ENTRY POINT FOR BASE RELATIVE ADDRESSING
    *****
(1) JUMP SUB TO OFB1
0491 OPD037:: MAC ,FALSE,TZERO,CJS & ALU & DBUS SNOKE & BADDRESS OFB1
(2) THE DERIVED OPERAND IS AND'ED WITH THE CONTENTS OF IR2 AND THE RESULT
    LEFT IN IR2
0492 / S
    MAC ,FALSE,TZERO,CRTN & ALU ,B#0,ABUS,RAMP,AND,AND,DA
    REG R410,R410,RZERO,RZERO,R5 & DBUS SNOKE
    / S
    STATSHFT #000000010000
    CARRISEL CZERO
    ENTRY POINT FOR BASE RELATIVE INDEED ADDRESSING
    *****
(1) JUMP SUB TO OFB1
0493 TOPD40E: MAC ,FALSE,TZERO,CJS & ALU & DBUS SNOKE & BADDRESS OFB1
(2) THE DERIVED OPERAND IS AND'ED WITH THE CONTENTS OF IR2 AND THE RESULT LEFT
    IN IR2.
0494 / S
    MAC ,FALSE,TZERO,CRTN & ALU ,B#0,ABUS,RAMP,AND,AND,DA
    REG R410,R410,RZERO,RZERO,R5 & DBUS SNOKE
    / S
    STATSHFT #000000010000
    CARRISEL CZERO
    ENTRY POINT FOR DIRECT AND DIRECT INDEED ADDRESSING
    *****
(1) JUMP SUB TO OFD1
0495 OPD032:: MAC ,FALSE,TZERO,CJS & ALU & DBUS SNOKE & BADDRESS OFD1

```

1 MAY 1981

PAGE 26

AMDOS/29 AMDASM MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

```

0496      (2) THE DERIVED OPERAND IS AND'ED WITH THE CONTENTS OF GRI AND THE RESULT
          : PLACED IN GRI.
          : MAC ,FALSE,TZERO,CRTN & ALU ,B#0,ABUS,RAMP,AND,AND,DA
          : REG ,GRI,GRI,R5 & CICALU & DBUS SNOKE & STATSBT B#00000010000
          : / 5
          : CARRISEL CZERO
          : ENTRY POINT FOR IMMEDIATE ADDRESSING
          : *****

```

```

0497 TOPCDA7: MAC ,FALSE,TZERO,CJS & ALU & DBUS SNOKE & BADDRESS OPD1

```

```

          : (2) THE DERIVED OPERAND IS AND'ED WITH THE CONTENTS OF GRI (RA) AND THE RESULT
          : LEFT IN GRI (RA).
          : MAC ,FALSE,TZERO,CRTN & ALU ,B#0,ABUS,RAMP,AND,AND,DA
          : REG ,GRI,GRI,R5 & CICALU & DBUS SNOKE & STATSBT B#00000010000
          : / 5
          : CARRISEL CZERO

```

```

          : EXCLUSIVE LOGICAL OR
          : *****

```

```

          : ENTRY POINT FOR REGISTER ADDRESSING
          : *****

```

```

          : (1) THE CONTENTS OF CR2 (BB) IS EXCLUSIVE OR'ED WITH THE CONTENTS OF GRI (RB).
          : THE RESULT IS LEFT IN GRI (RA).

```

```

0499 OPDCE3: MAC ,FALSE,TZERO,CRTN & ALU ,B#0,RAMP,EIOR,EIOR,DA
          : REG ,GRI,GRI,R5 & CICALU & DBUS SNOKE & STATSBT B#00000010000
          : / 5
          : CARRISEL CZERO

```

```

          : ENTRY POINT FOR DIRECT OR DIRECT IMMEDIATE ADDRESSING
          : *****

```

```

049A OPDCE4: MAC ,FALSE,TZERO,CJS & ALU & DBUS SNOKE & BADDRESS OPD1
          : (2) THE DERIVED OPERAND IS EXCLUSIVE OR'ED WITH THE CONTENTS OF GRI (RA) AND
          : THE RESULT LEFT IN GRI (RA).

```

```

049B      : MAC ,FALSE,TZERO,CRTN & ALU ,B#0,ABUS,RAMP,EIOR,EIOR,DA
          : REG ,GRI,GRI,R5 & CICALU & DBUS SNOKE & STATSBT B#00000010000
          : / 5
          : CARRISEL CZERO

```

```

          : ENTRY POINT FOR IMMEDIATE ADDRESSING
          : *****

```

1 MAY 1981

PAGE 27

AMDOS/29 AMDASM MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

```

          : (1) JUMP SUB TO OPD1
          : 049C TOPCDA9: MAC ,FALSE,TZERO,CJS & ALU & DBUS SNOKE & BADDRESS OPD1
          : (2) THE DERIVED OPERAND IS EX OR'ED WITH THE CONTENTS OF GRI (RA) AND THE RESULT
          : LEFT IN GRI (RA).

```

```

049D      : MAC ,FALSE,TZERO,CRTN & ALU ,B#0,ABUS,RAMP,EIOR,EIOR,DA
          : REG ,GRI,GRI,R5 & CICALU & DBUS SNOKE & STATSBT B#00000010000
          : / 5
          : CARRISEL CZERO

```

```

          : LOGICAL AND
          : *****

```

```

          : ENTRY POINT FOR REGISTER ADDRESSING
          : *****

```

```

          : (1) THE CONTENTS OF CR2 (BB) ARE AND'ED WITH THE CONTENTS OF GRI (RA) AND
          : THE RESULT LEFT IN GRI (RA).
          : 049E OPDCE7: MAC ,FALSE,TZERO,CRTN & ALU ,B#0,RAMP,AND,AND,AND,DA & REG ,GRI,GRI & CICALU
          : / 5
          : DBUS SNOKE

```

```

          : (2) THE CONTENTS OF GRI (RA) ARE INVERTED (BY TAKING THE EXCLUSIVE NOR WITH
          : ZERO) AND PLACED IN GRI (RA).

```

```

049F      : MAC ,FALSE,TZERO,CRTN & ALU ,B#0,RAMP,EIOR,EIOR,DA
          : REG ,GRI,GRI,R5 & CICALU & DBUS SNOKE & STATSBT B#00000010000
          : / 5
          : CARRISEL CZERO

```

```

          : ENTRY POINT FOR DIRECT OR DIRECT IMMEDIATE ADDRESSING
          : *****

```

```

04A0 OPDCE8: MAC ,FALSE,TZERO,CJS & ALU & DBUS SNOKE & BADDRESS OPD1
          : (2) THE DERIVED OPERAND IS AND'ED WITH THE CONTENTS OF GRI (RA) AND THE RESULT
          : LEFT IN GRI (RA).

```

```

04A1      : MAC ,FALSE,TZERO,CRTN & ALU ,B#0,ABUS,RAMP,AND,AND,DA & REG ,GRI,GRI,R5 & CICALU
          : / 5
          : DBUS SNOKE

```

```

          : (3) THE NOT OF THE CONTENTS OF GRI (RA) IS TAKEN AND THE RESULT PLACED IN
          : GRI (RA).

```

```

04A2      : MAC ,FALSE,TZERO,CRTN & ALU ,B#0,RAMP,EIOR,EIOR,DA
          : REG ,GRI,GRI,R5 & CICALU & DBUS SNOKE & STATSBT B#00000010000
          : / 5

```

```

          : ENTRY POINT FOR IMMEDIATE ADDRESSING
          : *****

```

E07 SH KL

MAY 1951

AMDOS/P9 ACQUISITION OF THE VIOLENT WITH SUBJECT POP 1962. (EML)

1993

0440 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1

(2) THE INJECTION FROM FRI IS MARKED AND LOADED IN 10. MO. THE CONTAINER : OF 102 ARE TEMPORARILY PLACED IN ERI.

SHIFT LEFT LOGICAL

ENTRY POINT

84AE 0PCODE60:: MAC ,FALSI,TZERO,CJS  
/ 6 ALU S TRUS SNONE F ADDRESS SEFTNM

044P SLL1:	NAC ...CONT
/ 6	ALU ...RAMUL,OR,OR,7A
/ 5	CRALU & REG GR2,GR2
/ 5	STATSRPT PR00000000000000000000

04200 16 NAC 11 CONT NAC 11 LABEL VOL. SUBS. SUBS. DZ

1 MAY 1961

PAGE 10

PAGE 31

AMDS/29 AMDSM MICRO ASSEMBLY, V12  
EMULATION SEQUENCE FOR SINGLE LENGTH SUBMIT FOR 1959. 1960.

0480 / S    CARRY IN REG. 10000000000000000000  
0481 / S    STATUS BIT 10000000000000000000

0482 / S    JUMP TO SUBT. 10000000000000000000  
0483 / S    JUMP TO SUBT. 10000000000000000000  
0484 / S    JUMP TO SUBT. 10000000000000000000

0485 / S    RETURN FROM SUBT. 10000000000000000000  
0486 / S    RETURN FROM SUBT. 10000000000000000000  
0487 / S    RETURN FROM SUBT. 10000000000000000000  
0488 / S    RETURN FROM SUBT. 10000000000000000000  
0489 / S    RETURN FROM SUBT. 10000000000000000000

SHIFT RIGHT INITIAL  
\*\*\*\*\*

ENTRY POINT  
\*\*\*\*\*

0490 / S    CARRY IN REG. 10000000000000000000  
0491 / S    STATUS BIT 10000000000000000000

0492 / S    JUMP TO SUBT. 10000000000000000000  
0493 / S    JUMP TO SUBT. 10000000000000000000  
0494 / S    JUMP TO SUBT. 10000000000000000000

0495 / S    RETURN FROM SUBT. 10000000000000000000  
0496 / S    RETURN FROM SUBT. 10000000000000000000  
0497 / S    RETURN FROM SUBT. 10000000000000000000  
0498 / S    RETURN FROM SUBT. 10000000000000000000

0499 / S    JUMP TO SUBT. 10000000000000000000  
0500 / S    JUMP TO SUBT. 10000000000000000000  
0501 / S    JUMP TO SUBT. 10000000000000000000

0502 / S    RETURN FROM SUBT. 10000000000000000000  
0503 / S    RETURN FROM SUBT. 10000000000000000000  
0504 / S    RETURN FROM SUBT. 10000000000000000000  
0505 / S    RETURN FROM SUBT. 10000000000000000000

1 MAY 1961

PAGE 10

PAGE 31

AMDS/29 AMDSM MICRO ASSEMBLY, V12  
EMULATION SEQUENCE FOR SINGLE LENGTH SUBMIT FOR 1959. 1960.

0506 / S    CARRY IN REG. 10000000000000000000  
0507 / S    STATUS BIT 10000000000000000000

0508 / S    JUMP TO SUBT. 10000000000000000000  
0509 / S    JUMP TO SUBT. 10000000000000000000  
0510 / S    JUMP TO SUBT. 10000000000000000000

0511 / S    RETURN FROM SUBT. 10000000000000000000  
0512 / S    RETURN FROM SUBT. 10000000000000000000  
0513 / S    RETURN FROM SUBT. 10000000000000000000  
0514 / S    RETURN FROM SUBT. 10000000000000000000

0515 / S    JUMP TO SUBT. 10000000000000000000  
0516 / S    JUMP TO SUBT. 10000000000000000000  
0517 / S    JUMP TO SUBT. 10000000000000000000

0518 / S    RETURN FROM SUBT. 10000000000000000000  
0519 / S    RETURN FROM SUBT. 10000000000000000000  
0520 / S    RETURN FROM SUBT. 10000000000000000000

0521 / S    JUMP TO SUBT. 10000000000000000000  
0522 / S    JUMP TO SUBT. 10000000000000000000  
0523 / S    JUMP TO SUBT. 10000000000000000000  
0524 / S    JUMP TO SUBT. 10000000000000000000

SHIFT LEFT ARITHMETIC  
\*\*\*\*\*

0525 / S    CARRY IN REG. 10000000000000000000  
0526 / S    STATUS BIT 10000000000000000000  
0527 / S    STATUS BIT 10000000000000000000

0528 / S    JUMP TO SUBT. 10000000000000000000  
0529 / S    JUMP TO SUBT. 10000000000000000000  
0530 / S    JUMP TO SUBT. 10000000000000000000

0531 / S    RETURN FROM SUBT. 10000000000000000000  
0532 / S    RETURN FROM SUBT. 10000000000000000000  
0533 / S    RETURN FROM SUBT. 10000000000000000000  
0534 / S    RETURN FROM SUBT. 10000000000000000000

1 MAY 1961



Page 4

PAGE 33

2001 2002 2003 2004 2005 2006 2007 2008 2009 2010 2011 2012 2013 2014 2015 2016 2017 2018 2019 2020 2021 2022 2023 2024 2025 2026 2027 2028 2029 2030 2031 2032 2033 2034 2035 2036 2037 2038 2039 2040 2041 2042 2043 2044 2045 2046 2047 2048 2049 2050 2051 2052 2053 2054 2055 2056 2057 2058 2059 2060 2061 2062 2063 2064 2065 2066 2067 2068 2069 2070 2071 2072 2073 2074 2075 2076 2077 2078 2079 2080 2081 2082 2083 2084 2085 2086 2087 2088 2089 2090 2091 2092 2093 2094 2095 2096 2097 2098 2099 2100 2101 2102 2103 2104 2105 2106 2107 2108 2109 2110 2111 2112 2113 2114 2115 2116 2117 2118 2119 2120 2121 2122 2123 2124 2125 2126 2127 2128 2129 2130 2131 2132 2133 2134 2135 2136 2137 2138 2139 2140 2141 2142 2143 2144 2145 2146 2147 2148 2149 2150 2151 2152 2153 2154 2155 2156 2157 2158 2159 2160 2161 2162 2163 2164 2165 2166 2167 2168 2169 2170 2171 2172 2173 2174 2175 2176 2177 2178 2179 2180 2181 2182 2183 2184 2185 2186 2187 2188 2189 2190 2191 2192 2193 2194 2195 2196 2197 2198 2199 2200 2201 2202 2203 2204 2205 2206 2207 2208 2209 2210 2211 2212 2213 2214 2215 2216 2217 2218 2219 2220 2221 2222 2223 2224 2225 2226 2227 2228 2229 2230 2231 2232 2233 2234 2235 2236 2237 2238 2239 2240 2241 2242 2243 2244 2245 2246 2247 2248 2249 2250 2251 2252 2253 2254 2255 2256 2257 2258 2259 2260 2261 2262 2263 2264 2265 2266 2267 2268 2269 2270 2271 2272 2273 2274 2275 2276 2277 2278 2279 2280 2281 2282 2283 2284 2285 2286 2287 2288 2289 2290 2291 2292 2293 2294 2295 2296 2297 2298 2299 2300 2301 2302 2303 2304 2305 2306 2307 2308 2309 2310 2311 2312 2313 2314 2315 2316 2317 2318 2319 2320 2321 2322 2323 2324 2325 2326 2327 2328 2329 2330 2331 2332 2333 2334 2335 2336 2337 2338 2339 2340 2341 2342 2343 2344 2345 2346 2347 2348 2349 2350 2351 2352 2353 2354 2355 2356 2357 2358 2359 2360 2361 2362 2363 2364 2365 2366 2367 2368 2369 2370 2371 2372 2373 2374 2375 2376 2377 2378 2379 2380 2381 2382 2383 2384 2385 2386 2387 2388 2389 2390 2391 2392 2393 2394 2395 2396 2397 2398 2399 2400 2401 2402 2403 2404 2405 2406 2407 2408 2409 2410 2411 2412 2413 2414 2415 2416 2417 2418 2419 2420 2421 2422 2423 2424 2425 2426 2427 2428 2429 2430 2431 2432 2433 2434 2435 2436 2437 2438 2439 2440 2441 2442 2443 2444 2445 2446 2447 2448 2449 2450 2451 2452 2453 2454 2455 2456 2457 2458 2459 2460 2461 2462 2463 2464 2465 2466 2467 2468 2469 2470 2471 2472 2473 2474 2475 2476 2477 2478 2479 2480 2481 2482 2483 2484 2485 2486 2487 2488 2489 2490 2491 2492 2493 2494 2495 2496 2497 2498 2499 2500 2501 2502 2503 2504 2505 2506 2507 2508 2509 2510 2511 2512 2513 2514 2515 2516 2517 2518 2519 2520 2521 2522 2523 2524 2525 2526 2527 2528 2529 2530 2531 2532 2533 2534 2535 2536 2537 2538 2539 2540 2541 2542 2543 2544 2545 2546 2547 2548 2549 2550 2551 2552 2553 2554 2555 2556 2557 2558 2559 2560 2561 2562 2563 2564 2565 2566 2567 2568 2569 2570 2571 2572 2573 2574 2575 2576 2577 2578 2579 2580 2581 2582 2583 2584 2585 2586 2587 2588 2589 2590 2591 2592 2593 2594 2595 2596 2597 2598 2599 2600 2601 2602 2603 2604 2605 2606 2607 2608 2609 2610 2611 2612 2613 2614 2615 2616 2617 2618 2619 2620 2621 2622 2623 2624 2625 2626 2627 2628 2629 2630 2631 2632 2633 2634 2635 2636 2637 2638 2639 2640 2641 2642 2643 2644 2645 2646 2647 2648 2649 2650 2651 2652 2653 2654 2655 2656 2657 2658 2659 2660 2661 2662 2663 2664 2665 2666 2667 2668 2669 2670 2671 2672 2673 2674 2675 2676 2677 2678 2679 2680 2681 2682 2683 2684 2685 2686 2687 2688 2689 2690 2691 2692 2693 2694 2695 2696 2697 2698 2699 2700 2701 2702 2703 2704 2705 2706 2707 2708 2709 2710 2711 2712 2713 2714 2715 2716 2717 2718 2719 2720 2721 2722 2723 2724 2725 2726 2727 2728 2729 2730 2731 2732 2733 2734 2735 2736 2737 2738 2739 2740 2741 2742 2743 2744 2745 2746 2747 2748 2749 2750 2751 2752 2753 2754 2755 2756 2757 2758 2759 2760 2761 2762 2763 2764 2765 2766 2767 2768 2769 2770 2771 2772 2773 2774 2775 2776 2777 2778 2779 2780 2781 2782 2783 2784 2785 2786 2787 2788 2789 2790 2791 2792 2793 2794 2795 2796 2797 2798 2799 2800 2801 2802 2803 2804 2805 2806 2807 2808 2809 2810 2811 2812 2813 2814 2815 2816 2817 2818 2819

[illegible]

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100
1	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100

2000

[illegible]

1. The first group of people who are not in the labor force are those who are not in the labor force because they are not in the labor force.

[illegible]

1  
 2  
 3  
 4  
 5  
 6  
 7  
 8  
 9  
 10  
 11  
 12  
 13  
 14  
 15  
 16  
 17  
 18  
 19  
 20  
 21  
 22  
 23  
 24  
 25  
 26  
 27  
 28  
 29  
 30  
 31  
 32  
 33  
 34  
 35  
 36  
 37  
 38  
 39  
 40  
 41  
 42  
 43  
 44  
 45  
 46  
 47  
 48  
 49  
 50  
 51  
 52  
 53  
 54  
 55  
 56  
 57  
 58  
 59  
 60  
 61  
 62  
 63  
 64  
 65  
 66  
 67  
 68  
 69  
 70  
 71  
 72  
 73  
 74  
 75  
 76  
 77  
 78  
 79  
 80  
 81  
 82  
 83  
 84  
 85  
 86  
 87  
 88  
 89  
 90  
 91  
 92  
 93  
 94  
 95  
 96  
 97  
 98  
 99  
 100  
 101  
 102  
 103  
 104  
 105  
 106  
 107  
 108  
 109  
 110  
 111  
 112  
 113  
 114  
 115  
 116  
 117  
 118  
 119  
 120  
 121  
 122  
 123  
 124  
 125  
 126  
 127  
 128  
 129  
 130  
 131  
 132  
 133  
 134  
 135  
 136  
 137  
 138  
 139  
 140  
 141  
 142  
 143  
 144  
 145  
 146  
 147  
 148  
 149  
 150  
 151  
 152  
 153  
 154  
 155  
 156  
 157  
 158  
 159  
 160  
 161  
 162  
 163  
 164  
 165  
 166  
 167  
 168  
 169  
 170  
 171  
 172  
 173  
 174  
 175  
 176  
 177  
 178  
 179  
 180  
 181  
 182  
 183  
 184  
 185  
 186  
 187  
 188  
 189  
 190  
 191  
 192  
 193  
 194  
 195  
 196  
 197  
 198  
 199  
 200  
 201  
 202  
 203  
 204  
 205  
 206  
 207  
 208  
 209  
 210  
 211  
 212  
 213  
 214  
 215  
 216  
 217  
 218  
 219  
 220  
 221  
 222  
 223  
 224  
 225  
 226  
 227  
 228  
 229  
 230  
 231  
 232  
 233  
 234  
 235  
 236  
 237  
 238  
 239  
 240  
 241  
 242  
 243  
 244  
 245  
 246  
 247  
 248  
 249  
 250  
 251  
 252  
 253  
 254  
 255  
 256  
 257  
 258  
 259  
 260  
 261  
 262  
 263  
 264  
 265  
 266  
 267  
 268  
 269  
 270  
 271  
 272  
 273  
 274  
 275  
 276  
 277  
 278  
 279  
 280  
 281  
 282  
 283  
 284  
 285  
 286  
 287  
 288  
 289  
 290  
 291  
 292  
 293  
 294  
 295  
 296  
 297  
 298  
 299  
 300  
 301  
 302  
 303  
 304  
 305  
 306  
 307  
 308  
 309  
 310  
 311  
 312  
 313  
 314  
 315  
 316  
 317  
 318  
 319  
 320  
 321  
 322  
 323  
 324  
 325  
 326  
 327  
 328  
 329  
 330  
 331  
 332  
 333  
 334  
 335  
 336  
 337  
 338  
 339  
 340  
 341  
 342  
 343  
 344  
 345  
 346  
 347  
 348  
 349  
 350  
 351  
 352  
 353  
 354  
 355  
 356  
 357  
 358  
 359  
 360  
 361  
 362  
 363  
 364  
 365  
 366  
 367  
 368  
 369  
 370  
 371  
 372  
 373  
 374  
 375  
 376  
 377  
 378  
 379  
 380  
 381  
 382  
 383  
 384  
 385  
 386  
 387  
 388  
 389  
 390  
 391  
 392  
 393  
 394  
 395  
 396  
 397  
 398  
 399  
 400  
 401  
 402  
 403  
 404  
 405  
 406  
 407  
 408  
 409  
 410  
 411  
 412  
 413  
 414  
 415  
 416  
 417  
 418  
 419  
 420  
 421  
 422  
 423  
 424  
 425  
 426  
 427  
 428  
 429  
 430  
 431  
 432  
 433  
 434  
 435  
 436  
 437  
 438  
 439  
 440  
 441  
 442  
 443  
 444  
 445  
 446  
 447  
 448  
 449  
 450  
 451  
 452  
 453  
 454  
 455  
 456  
 457  
 458  
 459  
 460  
 461  
 462  
 463  
 464  
 465  
 466  
 467  
 468  
 469  
 470  
 471  
 472  
 473  
 474  
 475  
 476  
 477  
 478  
 479  
 480  
 481  
 482  
 483  
 484  
 485  
 486  
 487  
 488  
 489  
 490  
 491  
 492  
 493  
 494  
 495  
 496  
 497  
 498  
 499  
 500  
 501  
 502  
 503  
 504  
 505  
 506  
 507  
 508  
 509  
 510  
 511  
 512  
 513  
 514  
 515  
 516  
 517  
 518  
 519  
 520  
 521  
 522  
 523  
 524  
 525

THE UNIVERSITY OF CHICAGO

ALL SUGGESTIONS FOR IMPROVING THIS DOCUMENT ARE INVITED. COMMENTS SHOULD BE FORWARDED TO THE NATIONAL ARCHIVES, COLLEGE PARK, MARYLAND 20740.

[illegible]

AD-A114 029

ROYAL AIRCRAFT ESTABLISHMENT FARNBOROUGH (ENGLAND) F/G 9/2  
AN IMPLEMENTATION OF MIL-STD-1750 AIRBORNE COMPUTER INSTRUCTION--ETC(U)  
MAY 81 S J SHRIMPSON  
RAE-F5-403


UNCLASSIFIED

DRIC-BR-80502

NL

2 - 2

31-0029



END

DATE

FILMED

5-82

DTIC

1 MAY 1981

PAGE 34

AMDS/29 ANDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

DOUBLE SHIFT LEFT LOGICAL  
\*\*\*\*\*

ENTRY POINT  
\*\*\*\*\*

0402 OP000566:: MAC ,FALSE,ZERO,CJS  
/ 6 ALU & DBUS SNOKE & ADDRESS SEPTMM

0407 DSRL1:  
/ 6 (2) THE CONTENTS OF REGISTER RB+1 (GR2+1) ARE LOADED INTO THE QREG  
MAC ,...CONT  
ALU ,...QREG,OR,OR,ZA  
/ 6 REG ,B001,GR2 & DBUS SNOKE & C&ALU

0409 DSRL1:  
/ 6 (3) THE CONTENTS OF RB (GR2) AND QREG ARE CONCATENATED AND UPSHIFTED  
LOGICAL

0409 DSRL1:  
/ 6 MAC ,...CONT  
ALU ,...RAMOD,OR,OR,ZA  
/ 6 REG ,GR2,GR2  
/ 6 DBUS SNOKE & C&ALU & STATSEPT B0000110000000

0401  
/ 6 (4) 1 IS SUBTRACTED FROM THE CONTENTS OF RB9 (THE CARRY INPUT IS SET  
TO 0 BY STATSEPT CAUSING THIS TO HAPPEN)

MAC ,...CONT  
ALU ,...BUS,MOP,SUBS,DZ  
/ 6 REG ,R9 & DBUS SALU  
/ 6 CREG & STATSEPT B000000000000000

0402  
/ 6 (5) JUMP TO DSRL1 TAKES PLACE IF ZLSB IS NOT SET  
THE MICRO STATUS REGISTER IS LOADED ACCORDING TO THE CONTENTS OF  
QREG (THE MOST SIGNIFICANT HALF OF THE DOUBLE LENGTH  
WORD).

0402  
/ 6 MAC ,FALSE,ZLSB,CJP  
ALU & DBUS SNOKE & ADDRESS DSRL1

0403  
/ 6 (6) JUMP SUB TAKES PLACE TO ASD1STG2, THE ROUTINE THAT DETERMINES THE  
SETTING OF THE STATUS BITS FOR A DOUBLE LENGTH WORD IN GR2 AND GR2+1.

MAC ,FALSE,ZERO,CJS  
ALU & DBUS SNOKE & ADDRESS ASD1STG2

0404  
/ 6 (9) RETURN TAKES PLACE.  
MAC ,FALSE,ZERO,CRTN & ALU & DBUS SNOKE

1 MAY 1981

PAGE 35

AMDS/29 ANDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

DOUBLE SHIFT RIGHT LOGICAL  
\*\*\*\*\*

ENTRY POINT  
\*\*\*\*\*

0405 OP000566:: MAC ,FALSE,ZERO,CJS  
/ 6 ALU & DBUS SNOKE & ADDRESS SEPTMM

0406 DSRL1:  
/ 6 (2) THE CONTENTS OF REGISTER RB+1 (GR2+1) ARE LOADED INTO THE QREG  
MAC ,...CONT  
ALU ,...QREG,OR,OR,ZA  
/ 6 REG ,B001,GR2 & DBUS SNOKE & C&ALU

0407 DSRL1:  
/ 6 (3) THE CONTENTS OF RB (GR2) AND QREG ARE CONCATENATED AND DOWNSHIFTED  
LOGICAL

0407 DSRL1:  
/ 6 MAC ,...CONT  
ALU ,...RAMOD,OR,OR,ZA  
/ 6 REG ,GR2,GR2  
/ 6 DBUS SNOKE & C&ALU & STATSEPT B0000110000000

0408  
/ 6 (4) 1 IS SUBTRACTED FROM THE CONTENTS OF RB9 (THE CARRY INPUT IS SET  
TO 0 BY STATSEPT CAUSING THIS TO HAPPEN)

MAC ,...CONT  
ALU ,...BUS,MOP,SUBS,DZ  
/ 6 REG ,R9 & DBUS SALU  
/ 6 CREG & STATSEPT B000000000000000

0409  
/ 6 (5) JUMP TO DSRL1 TAKES PLACE IF ZLSB IS NOT SET  
MAC ,FALSE,ZLSB,CJP

ALU & DBUS SNOKE & ADDRESS DSRL1

040A  
/ 6 (8) JUMP SUB TAKES PLACE TO ASD1STG2, THE ROUTINE THAT DETERMINES THE  
SETTING OF THE STATUS BITS FOR A DOUBLE LENGTH WORD IN GR2 AND GR2+1.

MAC ,FALSE,ZERO,CJS  
ALU & DBUS SNOKE & ADDRESS ASD1STG2

040B  
/ 6 (9) RETURN TAKES PLACE.  
MAC ,FALSE,ZERO,CRTN & ALU & DBUS SNOKE

DOUBLE SHIFT RIGHT ARITHMETIC  
\*\*\*\*\*

TM FS 403

1 MAY 1981

PAGE 36

AMDOS/29 ANDRAM MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMUL

```

: ENTRY POINT
: *****
043C OFC0B07: MAC ,FALSE,ZERO,CJS
/ C ALU & DBUS SHONE & ADDRESS SHFTMM
: (2) THE CONTENTS OF REGISTER RB+1 (GR2+1) ARE LOADED INTO THE QREG
043D D5B2: MAC ...CONT
/ C ALU ...QREG,OR,OR,ZA
/ C REG ,B001..GR2 & DBUS SHONE & CCLAU
: (2A) THE CONTENTS OF GR2 (MS HALF) ARE SHIFTED LEFT SO THAT THE MS BIT GOES
: INTO THE CARRY. THE ALU IS NOT CLOCKED HOWEVER SO THAT THE CONTENTS OF GR2
: ARE UNCHANGED.
043E MAC ...CONT
/ C ALU ...RAMQ,OR,OR,ZA
/ C REG ...GR2,GR2 & DBUS SHONE
/ C STATSEPT B0000000000000000
: (3) THE CONTENTS OF RB (GR2) AND QREG ARE CONCATENATED AND DOWNSHIFTED
: WITH THE CARRY GOING INTO THE MS BIT..
043F D5B1: MAC ...CONT
/ C ALU ...RAMQ,OR,OR,ZA
/ C REG ...GR2,GR2
/ C DBUS SHONE & CCLAU & STATSEPT B0001000000000000
: (4) 1 IS SUBTRACTED FROM THE CONTENTS OF ERG (THE CARRY INPUT IS SET
: TO 0 BY STATSEPT CAUSING THIS TO HAPPEN)
043G MAC ...CONT
/ C ALU ...ABUS,NOP,SUBS,SUBS,D2
/ C REG ...RG & DBUS SALU
/ C CREG & STATSEPT B0000000000000000
: (5) JUMP TO D5A1 TAKES PLACE IF ZLSB IS NOT SET
: THE MACHINE STATUS REGISTER IS LOADED ACCORDING TO THE CONTENTS OF
: GR2 (THE MOST SIGNIFICANT HALF OF THE DOUBLE LENGTH
: WORD.
043I MAC ,FALSE,ZLSB,CJP
/ C ALU & DBUS SHONE & ADDRESS D5A1
: (6) JUMP SUB TAKES PLACE TO ASD1G2, THE ROUTINE THAT DETERMINES THE
: SETTING OF THE STATUS BITS FOR A DOUBLE LENGTH WORD IN GR2 AND GR2+1.
043Z MAC ,FALSE,ZERO,CJS
/ C ALU & DBUS SHONE & ADDRESS ASD1G2

```

1 MAY 1981

PAGE 37

AMDOS/29 ANDRAM MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMUL

```

: (9) RETURN TAKES PLACE.
0433 MAC ,FALSE,ZERO,CRTM & ALU & DBUS SHONE
: DOUBLE SHIFT LEFT ARITHMETIC
: *****
: (1) THE CONTENTS OF REGISTER RB+1 (GR2+1) ARE LOADED INTO THE QREG
0434 D5A1: MAC ...CONT
/ C ALU ...QREG,OR,OR,ZA
/ C REG ,B001..GR2 & DBUS SHONE & CCLAU
: (2) THE CONTENTS OF RB (GR2) AND QREG ARE CONCATENATED AND UPSHIFTED
: LOGICAL. THE ORIGINAL CONTENTS ARE PLACED IN ERG.
0435 D5A2: MAC ...CONT
/ C ALU ...RAMQ,OR,OR,ZA
/ C REG ...GR2,GR2,RG
/ C DBUS SALU & CCLAU & STATSEPT B0000100000000000
: THE CONTENTS OF ERG ARE STORED WITH GR2. THE CONTENTS OF GR2 ARE PLACED IN
: ERG. THE RESULT OF THE FUNCTION IS PLACED IN GR2.
0436 MAC ...CONT & ALU ...ABUS,RAMQ,EROR,EROR,DA & REG ...GR2,GR2,RG
/ C DBUS SALU & CREG & CCLAU
: THE CONTENTS OF GR2 ARE MASKED BY 1000000000000000. NO REGISTERS ARE LOADED.
0437 MAC ...CONT & ALU ...PPUS,NOP,AND,AND,DA & REG ...GR2 & DBUS S0ATA
/ C DATINSET D5Z700
: (3) JUMP SUBROUTINE TO OVERFLOW TAKES PLACE IF THE ZMSD AUXILIARY STATUS
: BIT WAS NOT SET. THE CONTENTS OF IR2 ARE RESTORED.
0438 MAC ,FALSE,ZMSD,CJS & ALU ...ABUS,RAMQ,OR,OR,D2 & REG ...GR2..RG
/ C DBUS SHONE & ADDRESS OVERFLOW & CCLAU
: (4) 1 IS SUBTRACTED FROM THE CONTENTS OF ERG (THE CARRY INPUT IS SET
: TO 0 BY STATSEPT CAUSING THIS TO HAPPEN)
0439 MAC ...CONT
/ C ALU ...ABUS,NOP,SUBS,SUBS,D2
/ C REG ...RG & DBUS SALU
/ C CREG & STATSEPT B0000000000000000
: (5) JUMP TO D5A2 TAKES PLACE IF ZLSB IS NOT SET
: THE MACHINE STATUS REGISTER IS LOADED ACCORDING TO THE CONTENTS OF

```

1 MAY 1981

PAGE 38

ANDOS/29 ANDAM MICRO ASSEMBLER, VI.6  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

: GR2 (THE MOST SIGNIFICANT HALF OF THE DOUBLE LENGTH  
: WORD.

0412A / 6 MAC ,FALSE,ZLSB,CJP  
: ALU & DBUS SHOWN & ADDRESS DSLA2

: (8) JUMP SUB TAKES PLACE TO ASDLSTG2, THE ROUTINE THAT DETERMINES THE  
: SETTING OF THE STATUS BITS FOR A DOUBLE LENGTH WORD IN GR2 AND GR2+1.

0413B / 6 MAC ,FALSE,ZZERO,CJS  
: ALU & DBUS SHOWN & ADDRESS ASDLSTG2

: (9) RETURN TAKES PLACE.

0413C / 6 MAC ,FALSE,ZZERO,CRTM & ALU & DBUS SHOWN

DOUBLE SHIFT LEFT CYCLIC  
\*\*\*\*\*

ENTRY POINT  
\*\*\*\*\*

0414D OPCODES: MAC ,FALSE,ZZERO,CJS  
: ALU & DBUS SHOWN & ADDRESS SEPTM

: (2) THE CONTENTS OF REGISTER RB+1 (GR2+1) ARE LOADED INTO THE QREG

0415E DSLC2: MAC ,FALSE,ZZERO,CJP  
: ALU & DBUS SHOWN & ADDRESS DSLC2  
: REG ,R01,GR2 & DBUS SHOWN & CVALU

: (3) THE CONTENTS OF RB (GR2) AND QREG ARE CONCATENATED AND UPSHIFTED

0416F DSLC1: MAC ,FALSE,ZZERO,CJP  
: ALU & DBUS SHOWN & ADDRESS DSLC1  
: REG ,R01,GR2 & DBUS SHOWN & CVALU  
: CREG & STATUS 0000000000000000

: (4) 1 IS SUBTRACTED FROM THE CONTENTS OF ER0 (THE CARRY INPUT IS SET  
: TO 0 BY STATUS CAUSING THIS TO HAPPEN)

0417G / 6 MAC ,FALSE,ZZERO,CJP  
: ALU & DBUS SHOWN & ADDRESS DSLC1  
: REG ,R01,GR2 & DBUS SHOWN & CVALU  
: CREG & STATUS 0000000000000000

: (5) JUMP TO DSLC1 TAKES PLACE IF ZLSB IS NOT SET  
: THE MACHINE STATUS REGISTER IS LOADED ACCORDING TO THE CONTENTS OF

: (6) JUMP SUB TAKES PLACE TO ASDLSTG2, THE ROUTINE THAT DETERMINES THE

1 MAY 1981

PAGE 39

ANDOS/29 ANDAM MICRO ASSEMBLER, VI.6  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

: GR2 (THE MOST SIGNIFICANT HALF OF THE DOUBLE LENGTH  
: WORD.

0417A / 6 MAC ,FALSE,ZLSB,CJP  
: ALU & DBUS SHOWN & ADDRESS DSLC1

: (8) JUMP SUB TAKES PLACE TO ASDLSTG2, THE ROUTINE THAT DETERMINES THE  
: SETTING OF THE STATUS BITS FOR A DOUBLE LENGTH WORD IN GR2 AND GR2+1.

0417B / 6 MAC ,FALSE,ZZERO,CJS  
: ALU & DBUS SHOWN & ADDRESS ASDLSTG2

: (9) RETURN TAKES PLACE.

0417C / 6 MAC ,FALSE,ZZERO,CRTM & ALU & DBUS SHOWN

DOUBLE SHIFT RIGHT CYCLIC  
\*\*\*\*\*

: (2) THE CONTENTS OF REGISTER RB+1 (GR2+1) ARE LOADED INTO THE QREG

0417D DSLC2: MAC ,FALSE,ZZERO,CJP  
: ALU & DBUS SHOWN & ADDRESS DSLC2  
: REG ,R01,GR2 & DBUS SHOWN & CVALU

: (3) THE CONTENTS OF RB (GR2) AND QREG ARE CONCATENATED AND DOWNSHIFTED

0417E DSLC1: MAC ,FALSE,ZZERO,CJP  
: ALU & DBUS SHOWN & ADDRESS DSLC1  
: REG ,R01,GR2 & DBUS SHOWN & CVALU  
: CREG & STATUS 0000000000000000

: (4) 1 IS SUBTRACTED FROM THE CONTENTS OF ER0 (THE CARRY INPUT IS SET  
: TO 0 BY STATUS CAUSING THIS TO HAPPEN)

0417F / 6 MAC ,FALSE,ZZERO,CJP  
: ALU & DBUS SHOWN & ADDRESS DSLC1  
: REG ,R01,GR2 & DBUS SHOWN & CVALU  
: CREG & STATUS 0000000000000000

: (5) JUMP TO DSLC1 TAKES PLACE IF ZLSB IS NOT SET  
: THE MACHINE STATUS REGISTER IS LOADED ACCORDING TO THE CONTENTS OF

: GR2 (THE MOST SIGNIFICANT HALF OF THE DOUBLE LENGTH  
: WORD.

0417G / 6 MAC ,FALSE,ZLSB,CJP  
: ALU & DBUS SHOWN & ADDRESS DSLC1

: (6) JUMP SUB TAKES PLACE TO ASDLSTG2, THE ROUTINE THAT DETERMINES THE  
: SETTING OF THE STATUS BITS FOR A DOUBLE LENGTH WORD IN GR2 AND GR2+1.

TN FS 403

1 MAY 1981

PAGE 49

ANDOS/29 ANDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (DMSL)

0476 / 6 MAC FALSE, ZERO, CJS  
ALU & DBUS SNOKE & ADDRESS ASD1ST02

0479 (9) RETURN TAKES PLACE  
MAC FALSE, ZERO, CRYN & ALU & DBUS SNOKE

SEPTD32 -- SUBROUTINE USED FOR DETERMINING DIRECTION AND NUMBER OF SHIFTS  
FOR SINGLE SHIFT COUNT IN REGISTER INSTRUCTIONS.

PLACES MODULUS OF GR2 IN ER9 SETS ER9 AS FOLLOWS:  
0 IF ZERO SHIFT  
1 IF POSITIVE SHIFT  
2 IF NEGATIVE SHIFT  
3 IF OVERFLOW.

(1) THE CONTENTS OF GR2 ARE PLACED IN ER9. MICROSTATUS IS LOADED ACCORDING  
TO GR2.  
SEPTD32: MAC ...CONT & ALU D00...NOP, OR, ZA & REG ...GR2, R9 & CREG  
REG ...DBUS & STATSHFT D0000000000000000

(2) RETURN TAKES PLACE IF MICRO Z IS SET INDICATING A ZERO SHIFT. 0 IS PLACED  
IN ER9  
MAC TRUE, MUL, CRYN & ALU ...NOP, AND, AND, DZ & DBUS SALU & REG ...R9  
CREG & STATSHFT D0000000000000000

(2A) 1 IS SUBTRACTED FROM GR2 AND THE RESULT PLACED IN THE QREG.  
MAC ...CONT & ALU ...QREG, SUB, SUBR, ZA & REG ...GR2  
STATSHFT D0000000000000000 & CVALU & DBUS SNOKE

(3) QREG CONTENTS ARE MASKED WITH 1111111110000. MICROSTATUS IS LOADED  
ACCORDING TO RESULT. NO THE MASK PATTERN NEEDED IS COINCIDENTALLY THE SAME  
AS A STATUS AND SHIFT PATTERN THAT WILL LOAD THE MICROSTATUS REGISTER.  
MAC ...CONT & ALU D00...DBUS, NOP, AND, AND, DQ & DBUS SNOKE  
DATINSHT D065520

(4) RETURN TAKES PLACE IF MICROSTATUS N IS SET. THIS IS THE CASE IF THE  
CONTENTS OF THE REGISTER INDICATING SHIFT MAGNITUDE AND DIRECTION WAS  
POSITIVE AND NOT GREATER THAN 16.  
MAC TRUE, MUL, CRYN & ALU ...ABUS, NOP, ADD, ADD, DZ & REG ...R9  
DBUS SALU & STATSHFT D0010000000000000 & CVALU & DBUS SNOKE

(5) GR2 IS NEGATED AND PLACED IN ER9.  
MAC ...CONT & ALU ...NOP, SUBS, SUBS, ZA & REG ...GR2, R9 & CREG

1 MAY 1981

PAGE 41

ANDOS/29 ANDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (DMSL)

/ 6 DBUS SALU & STATSHFT D0010000000000000

(6) 1 IS SUBTRACTED FROM THE CONTENTS OF ER9 AND THE RESULT  
PLACED IN QREG.  
MAC ...CONT & ALU ...ABUS, QREG, SUBS, SUBS, DZ & REG ...R9 & CVALU  
STATSHFT D0000000000000000

(7) CONTENTS OF QREG ARE MASKED WITH 1111111110000 AND THE MICROSTATUS  
REGISTER SET ACCORDING TO THE RESULT.  
MAC ...CONT & ALU D00...DBUS, NOP, AND, AND, DQ & DBUS SNOKE  
DATINSHT D065520

(8) RETURN TAKES PLACE IF MICROSTATUS ZERO IS SET. 1 IS ADDED TO THE CONTENTS  
OF ER9.  
MAC TRUE, MUL, CRYN & ALU ...ABUS, NOP, ADD, ADD, DZ & DBUS SALU & CREG  
REG ...R9 & STATSHFT D0010000000000000

(9) RETURN TAKES PLACE. 1 IS ADDED TO ER9.  
MAC FALSE, ZERO, CRYN & ALU ...ABUS, NOP, ADD, ADD, DZ & DBUS SALU & CREG  
REG ...R9 & STATSHFT D0010000000000000

SEPTD32 -- SUBROUTINE USED FOR DETERMINING DIRECTION AND NUMBER OF SHIFTS  
FOR DOUBLE SHIFT COUNT IN REGISTER INSTRUCTIONS.

PLACES MODULUS OF GR2 IN ER9 SETS ER9 AS FOLLOWS:  
0 IF ZERO SHIFT  
1 IF POSITIVE SHIFT  
2 IF NEGATIVE SHIFT  
3 IF OVERFLOW.

(1) THE CONTENTS OF GR2 ARE PLACED IN ER9. MICROSTATUS IS LOADED ACCORDING  
TO GR2.  
SEPTD32: MAC ...CONT & ALU D00...NOP, OR, ZA & REG ...GR2, R9 & CREG  
REG ...DBUS & STATSHFT D0000000000000000

(2) RETURN TAKES PLACE IF MICRO Z IS SET INDICATING A ZERO SHIFT. 0 IS PLACED  
IN ER9  
MAC TRUE, MUL, CRYN & ALU ...NOP, AND, AND, DZ & DBUS SALU & REG ...R9  
CREG & STATSHFT D0000000000000000

(2A) 1 IS SUBTRACTED FROM GR2 AND THE RESULT PLACED IN THE QREG.  
MAC ...CONT & ALU ...QREG, SUBR, SUBR, ZA & REG ...GR2  
STATSHFT D0000000000000000 & CVALU & DBUS SNOKE

(3) QREG CONTENTS ARE MASKED WITH 1111111110000. MICROSTATUS IS LOADED

1 MAY 1981

**PAGE 42**

AMDS/20 AMDS MICRO ASSEMBLER, V1.0  
CORRELATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EML)

0907 / 6  
: ACCORDING TO RESULTS. NO THE MISC PATTERN NEEDED IS COINCIDENTALLY THE SAME  
: AS A STATUS AND SEIZ PATTERN THAT WILL LOAD THE MICROSTATUS REGISTER.  
MAC ...CONT & ALU BOP,DBUS,HOP,AND,DO & DBUS SDATA  
DATINGSY D465504

;(4) RETURN TAPPS PLACE IF MICROSTATUS M IS SYT. THIS IS THE CASE IF THE  
; CONTENTS OF THE REGISTER INDICATING SHIFT MAGNITUDE AND DIRECTION WAS  
; POSITIVE AND NOT GREATER THAN 16.

0506 / 6  
MAC TRUE,MOI,CTIN & ALU ..ABUS,NOP,ADD,ADD,D2 & REG ...R8  
DPOS,SLID & SPATSEHT D0010000010100 & CKREG

0500 / 6  
:(5) GR2 IS NEGATED AND PLACED IN RRG.  
MAC ...CONT S ALU ...NOP,SUBS,SUBS,2A 6 RRG ...GR2,R9 & CKRSG  
DPOS SALU 6 STATSWFT B#010000000000

:(6) 1 IS SUBTRACTED FROM THE CONTENTS OF B89 AND THE RESULT  
: PLACED IN OVC.

090A / 6  
 : PLACED IN QRG.  
 NAC : : CONT & ALU : : ADUS.QREG.SUBS,DZ & REG ...R9 & CKALU  
 5715B77 000000000000

:(7) CONTENTS OF QRIC ARE MASKED WITH 111111111100000 AND THE MICROSTATUS  
: REGISTER SET ACCORDING TO THE RESULT.

```

0503 ; REGISTER SET ACCORDING TO TEST RESULT.
0504 MAC ...CONT 5 ALU BMO,,DBUS.MOP.AND.AND.DQ 5 DBUS SDATA
        DATASET 0065584
        / 6

```

:(A) RETURN TAKES PLACE IF MICROSTATUS ZERO IS SET. 1 IS ADDED TO THE CONTENTS  
: OF REG.

MAC , TRUE, HX, CBN & ALU .. ABUS, NOP, ADD, DZ & DBUS SALU & CRRG  
REG .... 18 & STATEPT B00100000100

050D / 6  
: (9) RETURN TAKES PLACE, 1 IS ADDED TO IBB.  
MAC , FALSE, T2PRO, CMTN & ALU , ABUS, NOP, ADD, DD, DZ & DBUS SALU & CTRNG  
REG ....R8 & STATSHFT R8R1400000000

```

:PLORIG2 --- THIS SUBROUTINE PLACES THE CONTENTS OF THE 3R1 FIELD IN THE
: INSTRUCTION IN THE GR2 FIELD POSITION IN THE INSTRUCTION REGISTER.
:

```

!! INSTRUCTION IN THE ONE PAGES LOCATED IN THE INQUIRY SECTION !!

:(1)THE CONTENTS OF FBI ARE SHIPPED WITH THE CONTENTS OF IRS

PSOR P101012: WAC ...CONT 5 ALU ...BUS. RAPA,OR,CR,D2 & R23 ..R2ERO,R2ERO,R1  
/ 6 CEALU & CEREC & DBUS SALD

0507 / 6  
:(2) THE CONTENTS OF INFO ARE DOWN SHIFTED.  
HAC ...CONT & ALU ...HMT,OR-OP,2A & DEC ...R2ERO,R2ERO & CKALU  
DUUS SHONE & STATSHYT B000101000000

**1 MAY 1981**

**PAGE 43**

AMOS/29 ANDISH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EML)

6510 / C  
 (S) THE CONTENTS OF INFO ARE DOWNGRADED.  
 NAC ..CONT 5 ALU ..RAND..OR..ZA & REC ..R2220..R2220 & C2220  
 D2205 SHORE & STARSART D220510100000000

0511 115 THE CONTENTS OF INFO ARE DOWNSHIFTED.  
 : (4) NC ..CONT & ALU ...RAND,OR,OR,2A & REC ..AZERO,AZERO & CELU  
 DRUS SNOKE & STATSWAT BWS0101000000  
 / 5

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1

000000000000000000  
STATISTICS & ANALYSIS  
UNIT NO. 68790-00000000

```

;(5) THE CONTENTS OF IR0 ARE SWAPPED WITH THE CONTENTS OF ER1. THE INSTRU
; REGISTER IS LOADED.

```

```
0000 / S  
REG ,RZERO,RZERO,R1 S  
WRCF ,FALSE,IZERO,CNIN
```

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54  
55  
56  
57  
58  
59  
60  
61  
62  
63  
64  
65  
66  
67  
68  
69  
70  
71  
72  
73  
74  
75  
76  
77  
78  
79  
80  
81  
82  
83  
84  
85  
86  
87  
88  
89  
90  
91  
92  
93  
94  
95  
96  
97  
98  
99  
100  
101  
102  
103  
104  
105  
106  
107  
108  
109  
110  
111  
112  
113  
114  
115  
116  
117  
118  
119  
120  
121  
122  
123  
124  
125  
126  
127  
128  
129  
130  
131  
132  
133  
134  
135  
136  
137  
138  
139  
140  
141  
142  
143  
144  
145  
146  
147  
148  
149  
150  
151  
152  
153  
154  
155  
156  
157  
158  
159  
160  
161  
162  
163  
164  
165  
166  
167  
168  
169  
170  
171  
172  
173  
174  
175  
176  
177  
178  
179  
180  
181  
182  
183  
184  
185  
186  
187  
188  
189  
190  
191  
192  
193  
194  
195  
196  
197  
198  
199  
200  
201  
202  
203  
204  
205  
206  
207  
208  
209  
210  
211  
212  
213  
214  
215  
216  
217  
218  
219  
220  
221  
222  
223  
224  
225  
226  
227  
228  
229  
230  
231  
232  
233  
234  
235  
236  
237  
238  
239  
240  
241  
242  
243  
244  
245  
246  
247  
248  
249  
250  
251  
252  
253  
254  
255  
256  
257  
258  
259  
260  
261  
262  
263  
264  
265  
266  
267  
268  
269  
270  
271  
272  
273  
274  
275  
276  
277  
278  
279  
280  
281  
282  
283  
284  
285  
286  
287  
288  
289  
290  
291  
292  
293  
294  
295  
296  
297  
298  
299  
300  
301  
302  
303  
304  
305  
306  
307  
308  
309  
310  
311  
312  
313  
314  
315  
316  
317  
318  
319  
320  
321  
322  
323  
324  
325  
326  
327  
328  
329  
330  
331  
332  
333  
334  
335  
336  
337  
338  
339  
340  
341  
342  
343  
344  
345  
346  
347  
348  
349  
350  
351  
352  
353  
354  
355  
356  
357  
358  
359  
360  
361  
362  
363  
364  
365  
366  
367  
368  
369  
370  
371  
372  
373  
374  
375  
376  
377  
378  
379  
380  
381  
382  
383  
384  
385  
386  
387  
388  
389  
390  
391  
392  
393  
394  
395  
396  
397  
398  
399  
400  
401  
402  
403  
404  
405  
406  
407  
408  
409  
410  
411  
412  
413  
414  
415  
416  
417  
418  
419  
420  
421  
422  
423  
424  
425  
426  
427  
428  
429  
430  
431  
432  
433  
434  
435  
436  
437  
438  
439  
440  
441  
442  
443  
444  
445  
446  
447  
448  
449  
450  
451  
452  
453  
454  
455  
456  
457  
458  
459  
460  
461  
462  
463  
464  
465  
466  
467  
468  
469  
470  
471  
472  
473  
474  
475  
476  
477  
478  
479  
480  
481  
482  
483  
484  
485  
486  
487  
488  
489  
490  
491  
492  
493  
494  
495  
496  
497  
498  
499  
500  
501  
502  
503  
504  
505  
506  
507  
508  
509  
510  
511  
512  
513  
514  
515  
516  
517  
518  
519  
520  
521  
522  
523  
524  
525  
526  
527  
528  
529  
530  
531  
532  
533  
534  
535  
536  
537  
538  
539  
540  
541  
542  
543  
544  
545  
546  
547  
548  
549  
550  
551  
552  
553  
554  
555  
556  
557  
558  
559  
560  
561  
562  
563  
564  
565  
566  
567  
568  
569  
570  
571  
572  
573  
574  
575  
576  
577  
578  
579  
580  
581  
582  
583  
584  
585  
586  
587  
588  
589  
590  
591  
592  
593  
594  
595  
596  
597  
598  
599  
600  
601  
602  
603  
604  
605  
606  
607  
608  
609  
610  
611  
612  
613  
614  
615  
616  
617  
618  
619  
620  
621  
622  
623  
624  
625  
626  
627  
628  
629  
630  
631  
632  
633  
634  
635  
636  
637  
638  
639  
640  
641  
642  
643  
644  
645  
646  
647  
648  
649  
650  
651  
652  
653  
654  
655  
656  
657  
658  
659  
660  
661  
662  
663  
664  
665  
666  
667  
668  
669  
670  
671  
672  
673  
674  
675  
676  
677  
678  
679  
680  
681  
682  
683  
684  
685  
686  
687  
688  
689  
690  
691  
692  
693  
694  
695  
696  
697  
698  
699  
700  
701  
702  
703  
704  
705  
706  
707  
708  
709  
710  
711  
712  
713  
714  
715  
716  
717  
718  
719  
720  
721  
722  
723  
724  
725  
726  
727  
728  
729  
730  
731  
732  
733  
734  
735  
736  
737  
738  
739  
740  
741  
742  
743  
744  
745  
746  
747  
748  
749  
750  
751  
752  
753  
754  
755  
756  
757  
758  
759  
760  
761  
762  
763  
764  
765  
766  
767  
768  
769  
770  
771  
772  
773  
774  
775  
776  
777  
778  
779  
780  
781  
782  
783  
784  
785  
786  
787  
788  
789  
790  
791  
792  
793  
794  
795  
796  
797  
798  
799  
800  
801  
802  
803  
804  
805  
806  
807  
808  
809  
810  
811  
812  
813  
814  
815  
816  
817  
818  
819  
820  
821  
822  
823  
824  
825  
826  
827  
828  
829  
830  
831  
832  
833  
834  
835  
836  
837  
838  
839  
840  
84

```

:
:
: *****
: SHIFT LOGICAL COUNT IN REGISTER
: *****
:
:

```

```

:
: ENTRY POINT
:
:

```

```

0514 OPD0D16A:: NAC ,FALSE,TZERO,CJS S ALU S DBUS SNONF & RADDRESS SHFTND16

```

```

: (2) JUMP TAKES PLACE TO PGR1GR2 SO THAT THE GR1 FIELD IN THE INSTRUCTION
: REGISTER IS TRANSFERRED TO THE GR2 FIELD SO THAT THE INSTRUCTIONS SLL, SRL, SRA
: SCD, SLL, SRL, SRA, NSIC CAN BE USED. THIS RESULTS IN A LARGE SAVING IN
: CODE ALTHOUGH THERE IS A TIME PENALTY INCURRED BY USING THIS SUBROUTINE.

```

0515 :  
: CODE ALTHOUGH THERE IS A LIFE PENALTY INCURRED BY USING THIS SUBROUTINE  
NAC .FALSE.TZPRO,CJS & ALU & DRUS SNOMF & BADDPSS PLGR1GR2

0516  
MAC ,.CONT 5 ALU ,.AIUS,MOP,OR,OR,DZ 5 DBUS SMOKE 6 REG ...28  
;(3) THE CONTENTS OF REG ARE PASSED THROUGH THE ALU.

:(4) RETURN TAKES PLACE IF LS BYTE WAS ZERO IMPLYING NO SIFT.  
NAC TRUE,ZLSB,CRTM \$ AND ..APUS,HOP,SUMS,SUBS,DZ \$,RNG ....10  
0517

CONFIDENTIAL

0518  
MAC TRUCK ZLSB-CJP & ALU & DMS SHOWN & ADDRESS 3111  
; (3) INDICATING POSITIVE (IF LEFT) SHIPT.  
; (3) JUMP TO 3411 TAKES PLACE IF LS FIVE OF ENB WAS ZERO AFTER 3  
; (3) JUMP TO 3411 TAKES PLACE IF LS FIVE OF ENB WAS ZERO AFTER 3

0918  
:  
:(6) 1 IS SUBTRACTED FROM ENB  
NAC ,IKOE,ELSD,CJF

1 MAY 1991

AMOS/29 AMBUSH MICRO ASSEMBLER, V1.0  
 EMULATION SOURCECODES FOR SINGLE LENGTH SUBSET FOR 1750. (EWSL

MAC .CONT & ALU .ADUS NOP SLAS .SUBS .DI & REG . . . . .NO & DBUS SALU  
CIRCU & STATEMENT 00000000000000000000

107) JUMP TO SELL TAKES PLACE IF LS BYTE OF REG WAS ZERO AFTER THE SUBTRACTION  
MEANING A NEGATIVE SHIFT (IE RIGHT) IS REQUIRED.

MAC .PROF.SLAS.CJP & ALU & DBUS SHONE & ADDRESS SELL

108) IN THE EVENT THAT REG IS STILL NONZERO, JUMP TO OVERFLOW TAKES PLACE.

MAC .CJP & ALU & DBUS SHONE & ADDRESS OVERFLOW

```

: SHIFT ARITHMETIC COUNT IN REGISTER
: *****
:
: ENTRY POINT
: *****
:

```

OPCODEB: MAC\_PALST,PIERO,CJS & ALU & DPU5 SHOME & ADDRESS SEPTD16

(2) JUMP TAKES PLACE TO PLOC1R2 SO THAT THE GR1 FIELD IN THE INSTRUCTION REGISTER IS TRANSFERRED TO THE GR2 FIELD SO THAT THE INSTRUCTIONS \$LL,\$SL,\$SRA,\$IC,\$LL,\$MRL,\$DRA,\$PLC CAN BE USED. THIS RESULTS IN A LARGER SAVING IN CODE ALTHOUGH THERE IS A TIME PENALTY INCURRED BY USING THIS SUBROUTINE.

MAC\_PALST,PIERO,CJS & ALU & DPU5 SHOME & ADDRESS PLOC1R2

0516 : (3) THE CONTENTS OF ZRG ARE PASSED THROUGH THE ALU.  
MAC ...CONT & ALU ..APUS,NOP,OR,OR,DZ & DBUS SMOKE & REG ....RB  
:  
0517 : (4) RETURN TAKES PLACE IF LS BYTE HAS ZERO IMPLYING NO SHIFT.  
MAC TRUE,ZLS,CNFM & ALU ..APUS,NOP,SUBS,SUBS,DZ & REG ....RB  
/ & CREQ & STATUSP 0000000000000000 & DBUS SALU

;(5) JUMP TO SLAI TAKES PLACE IF LS BYTE OF ERG WAS ZERO AFTER SUBTRACTION IN  
;(3) INDICATING POSITIVE (IE. LEFT) SHIFT.  
MAC TRU, ZLSB, CJP & ALU & DRUG SHOWN & ADDRESS SLAI

2521  
: (6) 1 IS SUBTRACTED FROM 228  
MAC ...CONT & ALT ...ADUS.MOP.SUPS.SUNS.DZ & REE ...RO & DBUS SALT  
/ & CENRG & STAYSMT 2000000000000000

;(7) JUMP TO SBA0 TAKES PLACE IF LS BYTE OF SBA WAS ZERO AFTER THE SUBTRACTION  
: MEANING A NEGATIVE SHIFT (IF RIGHT) IS REQUIRED.  
MAC (TRUS,2,LSB,CJP & ALB & DBO5 SMOKE & ADDRESS SBA0  
00022

;(6) IN THE EVENT THAT THE IS STILL NONZERO, JUMP TO OVERFLOW TAKES PLACE.

1 MAY 1981

**PAGE 44**

AMOS/20 ANDAM MICRO ASSEMBLER, V1.0  
 EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (ENSL

9523 MAC ...IP & ALU & DEUS SHOWS & ADDRESS OVERFLOW

; SHIFT CYCLIC COUNT IN REGISTER  
;-----  
;-----

```

: ENTRY POINT
:

```

0524 ,OPCODE6C:: MAC ,FALSE,TZERO,CJS & ALU & DEUS SMOKE & BADDESS SEPTND16

```

: (2) JUMP TAKES PLACE TO PC161922 SO THAT THE G01 FIELD IN THE INSTRUCTION
: REGISTER IS TRANSFERRED TO THE G12 FIELD SO THAT THE INSTRUCTIONS 01, 02, 03A
: 04, 05, 06, 07, 08, 09, 0A, 0B, 0C CAN BE USED. THIS RESULTS IN A LARGE SAVING IN
: SIZE ALTHOUGH THERE IS A TIME PENALTY INCURRED BY USING THIS SUMMATION.

```

0025  
: MAC ,FALSF,TZERO,CJS & ALU & DBUG SNOWY & BADRESS PL41012  
:  
:(3) THE CONTENTS OF ERG ARE PASSED THROUGH THE ALU.

0526 : (3) THE CONTENTS OF ZED ARE PASSED THROU THE ALL.  
MACS, CONT & ALLD ..ABUS, MOP, OR, OR, DZ & BARS SHONE & RES ....RE

0527 : (4) RETURN TACKS PLACE IF LS OFFR WAS ZERO IMPLYING NO SHIPT.  
MAC ..TRU, ZLS, CHFM & ALLD ..ABUS, MOP, S9BS, S9BS, DZ RES ....RE

[illegible]

02528 1978 RESERV 9 XONS SSS 9 ALV 9 JFCB,STZ,BAUK, CVN  
MAC,TRUB,ZLSB,CJP 9 ALV 9 DENS SONS 6 DADDRESS SLSG

0529 : (6) 1 IS SUBTRACTED FROM REG  
MAC ...CONT & ALG ...ADMS.HOP.SUBS.JURS.DR & REG ....NO & DOTS ZERO  
CERES & STATSEPT E800000000000000 / &

1 (7) JUMP TO SBC1 TAKES PLACE IF LS BYTE OF ERO WAS ZERO AFTER THE SUBTRACTION  
; MEANING A NEGATIVE SHIFT (IE RIGHT) IS REQUIRED.  
; MAC ,TRUE,2,53,CJP & ALU & DMS SOURCE & ADDRESS SBC1  
00024

! (6) IN THE EVENT THAT ERG IS STILL NONZERO, JUMP TO OVERFLOW TAKES PLACE.  
MAC ...JP C A:V C DUS SMOKE C DABBERS OVERFLOW

DOUBLE SHIFT LOGICAL COUNT IN REGISTER

### ENTRY POINT



[illegible]

```

*****
DOUBLE SHIFT ARITHMETIC COUNT IN REGISTER
*****
*****
ENTRY POINT
*****
*****
OPCODES:: MAC ,FALSE,ZERO,CJS & ALU & DBUS SNOWE & ADDRESS SEPTIND32
*****
(2) JUMP PAGES PLACE TO PLEICR2 SO THAT THE CBI FIELD IN THE INSTRUCTION
REGISTER IS TRANSFERRED TO THE C22 FIELD SO THAT THE INSTRUCTIONS 5L1,5L1.SRA
CBI,5L1,5L1.DSRL,DSRA,DSLC CAN BE USED. THIS RESULTS IN A LARGER SAVING IN
CODE ALTHOUGH THERE IS A TIME PENALTY INCURRED BY USING THIS SUBROUTINE.
*****

```

```

0535 : MAC ,FALSE,ZERO,CJS & ALU & DBUS SNOKE & ADDRESS PL0R10R2
:
0536 : (3) THE CONTENTS OF ERB ARE PASSED THROUGH THE ALU.
MAC ...CONT & ALU ...ABUS,NOP,OR,DZ & DBUS SNOKE & REG ....R0
:
0537 : (4) RETURN TAKES PLACE IF LS PITE WAS ZERO IMPLYING NO SHIFT.
MAC ,TRUE,ZLSP,CPTN & ALU ...ABUS,NOP,SUBS,SUBS,DZ & REG ....R0
CERS & STATSHFT BAE000000000 & DBUS SALU
:
0538 : (5) JUMP TO D5LAI TAKES PLACE IF LS PITE OF ERB WAS ZERO AFTER SUBTRACTION IN
(3) INDICATING POSITIVE (IE, LEFT) SHIFT.
MAC ,TRUE,ZLSP,CJP & ALU & DBUS SNOKE & ADDRESS D5LAI
:
0539 : (6) 1 IS SUBTRACTED FROM ERB
MAC ...CONT & SALU ...ABUS,NOP,SUBS,SUBS,DZ & REG ....R0 & DBUS SALU
CERS & STATSHFT BAE000000000
:
0540 : (7) JUMP TO D5EAT TAKES PLACE IF LS PITE OF ERB WAS ZERO AFTER THE SUBTRACTION
MEANING A NEGATIVE SHIFT (I.E. RIGHT) IS REQUIRED.
MAC ,TRUE,ZLSP,CJP & ALU & DBUS SNOKE & ADDRESS D5EAT
:
0541 : (8) IN THE EVENT THAT ERB IS STILL NONZERO, JUMP TO OVERFLOW TAKES PLACE.
MAC ...CJP & ALU & DBUS SNOKE & ADDRESS OVERFLOW
:
0542 :

```

DOUBLE SHIFT CYCLIC COUNT IN REGISTER

**ENTRY POINT**

```

00530 OP00D67: MAC ,FAL5E,TZER0,CUS & ALU & DBUS SNOWE & ADDRESS SEFTWD32
;
;(2) JUMP TAKES PLACE TO PLGR162 SO THAT THE CRI FIELD IN THE INSTRUCTION
; REGISTER IS TRANSFERRED TO THE CUS FIELD IN THE INSTRUCTION PLGR161.SRA
; SCALED DOWN TO 16 DEC DIGITS. THIS IS THE RESULT OF THE INSTRUCTION IN
; CODE ALTHOUGH THE DEC CODE STATEMENT INCURRED A BUS ERROR DURING THE
; JUMP.
MAC ,FAL5E,TZER0,CUS & ALU & DBUS SNOWE & ADDRESS PLGR162
00530
;(3) THE CONTENTS OF SRR ARE PASSED THROUGH THE ALU.
MAC ...CONT & ALU ...ABUS.MOP.OR.0R.0Z & DBUS SNOWE & REG ....R8
00531
;(4) RETURN TAKES PLACE IF LS BYTE WAS ZERO IMPLYING NO SHIFT.
MAC TRUE,TLSB,CRTN & ALU ...ABUS.MOP.SRRS.DZ & REG ....R8
00532 / & CRNE & STATSRR 0000000000000000 & DBUS SLL

```

TM FS 403

1 MAY 1961

PAGE 48

ANDOS/20 ANDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EWSL)

```

0540 : (5) JUMP TO DS1C2 TAKES PLACE IF LS BYTE OF R18 WAS ZERO AFTER SUBTRACTION IN
      : (3) INDICATING POSITIVE (IE. LEFT) SHIFT.
      : MAC ,TRUK,Z15B,CJP & ALU & DBUS SNOKE & ADDRESS DS1C2
0541 : (6) 1 IS SUBTRACTED FROM R18
      : MAC ,...COMT & ALU ,...ABUS,NOT,SUBS,DZ & REG ,...R8 & DBUS SALU
      : CREG & STATSHFT B0000000000000
0542 : (7) JUMP TO DSR2 TAKES PLACE IF LS BYTE OF R18 WAS ZERO AFTER THE SUBTRACTION
      : MEANING A NEGATIVE SHIFT (IE RIGHT) IS REQUIRED.
      : MAC ,TRUK,Z15B,CJP & ALU & DBUS SNOKE & ADDRESS DSR2
0543 : (8) IN THE EVENT THAT R18 IS STILL NONZERO, JUMP TO OVERFLOW TAKES PLACE.
      : MAC ,...JP & ALU & DBUS SNOKE & ADDRESS OVERFLOW

```

SINGLE PRECISION LOAD

ENTRY POINT FOR REGISTER ADDRESSING

```

0544 : (1) THE CONTENTS OF GR2 (R8) ARE PLACED IN GR1 (R4)
      : MAC ,FALSE,TZERO,CRTM & ALU ,...R8B,....RAMP,OR,OR,2A
      : REG ,GR1,GR2 & CKALU & DBUS SNOKE & CARRYSEL CZERO
      : STATSHFT B000000010000

```

ENTRY POINT FOR ISP ADDRESSING

```

0545 : (1) JUMP SUB TAKES PLACE TO OP13P
      : MAC ,FALSE,TZERO,CJS & ALU & DBUS SNOKE & ADDRESS OP13P
      : (2) THE DERIVED OPERAND IS PLACED IN GR1. MACHINE STATUS IS LOADED AND
      : RETURN TAKES PLACE.
      : MAC ,FALSE,TZERO,CRTM & ALU ,...R8B,....RAMP,OR,OR,2A
      : CKALU & DBUS SNOKE & STATSHFT B000000010000
      : CARRYSEL CZERO

```

ENTRY POINT FOR ISN ADDRESSING

PAGE 49

1 MAY 1961

ANDOS/20 ANDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EWSL)

```

0547 : (1) JUMP SUB TO OP13M
      : MAC ,FALSE,TZERO,CJS & ALU & DBUS SNOKE & ADDRESS OP13M
0548 : (2) THE DERIVED OPERAND IN R15 IS PLACED IN GR1. MACHINE STATUS IS LOADED
      : AND RETURN TAKES PLACE.
      : MAC ,FALSE,TZERO,CRTM & ALU ,...R8B,....RAMP,OR,OR,2A & REG ,GR1,....R5
      : CKALU & CARRYSEL CZERO & DBUS SNOKE & STATSHFT B000000010000

```

ENTRY POINT FOR BASE RELATIVE ADDRESSING

```

0549 : (1) JUMP SUB TO OP11
      : MAC ,FALSE,TZERO,CJS & ALU & DBUS SNOKE & ADDRESS OP11
054A : (2) THE DERIVED OPERAND IN R15 IS PLACED IN R12. MACHINE STATUS IS LOADED
      : AND RETURN TAKES PLACE.
      : MAC ,FALSE,TZERO,CRTM & ALU ,...R8B,....RAMP,OR,OR,2A
      : REG R12,....R12,....R5 & CKALU & DBUS SNOKE & CARRYSEL CZERO
      : STATSHFT B000000010000

```

ENTRY POINT FOR BASE RELATIVE INDEXED ADDRESSING

```

054B : (1) JUMP SUB TAKES PLACE TO OP1K1
      : MAC ,FALSE,TZERO,CJS & ALU & DBUS SNOKE & ADDRESS OP1K1
054C : (2) THE DERIVED OPERAND IS PLACED IN R12. THE MACHINE STATUS REGISTER IS
      : LOADED ACCORDING TO THE ALU OUTPUT. RETURN TAKES PLACE.
      : MAC ,FALSE,TZERO,CRTM & ALU ,...R8B,....RAMP,OR,OR,2A
      : REG R12,....R12,....R5 & CKALU & DBUS SNOKE & CARRYSEL CZERO
      : STATSHFT B000000010000

```

ENTRY POINT FOR DIRECT OR INDIRECT INDEXED ADDRESSING

```

054D : (1) JUMP SUB TO OP1D1
      : MAC ,FALSE,TZERO,CJS & ALU & DBUS SNOKE & ADDRESS OP1D1
054E : (2) THE DERIVED OPERAND IN R15 IS LOADED INTO GR1 (R4). THE MACHINE STATUS
      : REGISTER IS LOADED ACCORDING TO ITS VALUE. RETURN TAKES PLACE.
      : MAC ,FALSE,TZERO,CRTM & ALU ,...R8B,....RAMP,OR,OR,2A

```

1 MAY 1981

PAGE 56

IMDS/20 ANDAM MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

/ 6 REG ,GRI ,R5 & CEALU & DBUS SNOKE & CARRISEL CZERO  
/ 6 STATSHFT 8400000010000

ENTRY POINT FOR INDIRECT AND INDIRECT INDEED ADDRESSING

\*\*\*\*\*

(1) JUMP SUB TO OPD11

0547 OPCODE8: MAC ,FALSE,TZERO,CJS & ALU & DBUS SNOKE & ADDRESS OPD11

(2) THE DERIVED OPERAND IN R5 IS PLACED IN GRI. THE MACHINE STATUS REGISTER IS LOADED AND RETURN TAKES PLACE.

0550 MAC ,FALSE,TZERO,CRTM & ALU ,R50,ANDUS,RAMP,OR,OR,DZ  
/ 6 REG ,GRI ,R5 & CEALU & DBUS SNOKE & CARRISEL CZERO  
/ 6 STATSHFT 8400000010000

ENTRY POINT FOR IMMEDIATE ADDRESSING

\*\*\*\*\*

(1) JUMP SUB TO RETD10D

0551 OPCODE8: MAC ,FALSE,TZERO,CJS & ALU & DBUS SNOKE & ADDRESS RETD10D

(2) THE DERIVED OPERAND IN R5 IS LOADED INTO GRI. THE MACHINE STATUS REGISTER IS LOADED ACCORDING TO ITS VALUE. RETURN TAKES PLACE.

0552 MAC ,FALSE,TZERO,CRTM & ALU ,R50,ANDUS,RAMP,OR,OR,DZ  
/ 6 REG ,GRI ,R5 & CEALU & DBUS SNOKE & CARRISEL CZERO  
/ 6 STATSHFT 8400000010000

LOAD FROM UPPER BYTE

\*\*\*\*\*

ENTRY POINT FOR DIRECT OR DIRECT INDEED ADDRESSING

\*\*\*\*\*

(1) JUMP SUB TO OPD12

0553 OPCODE8: MAC ,FALSE,TZERO,CJS & ALU & DBUS SNOKE & ADDRESS OPD11

(2) THE DERIVED OPERAND IN R5 IS SHIPPED WITH THE CONTENTS OF GRI.

0554 LDB1: MAC ,FALSE,TZERO,PUSH & ALU ,ANDUS,RAMA,OR,OR,DZ & REG ,GRI,GRI,R5  
/ 6 DBUS SNOKE & CARRISEL CZERO & DATINSHFT DMS

(3) THE CONTENTS OF GRI ARE SHIPPED 8 PLACES DOWN.

1 MAY 1981

PAGE 51

IMDS/20 ANDAM MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

0555 / 6 MAC ,FALSE,COUNT,RECT & ALU ,ANDUS,RAMA,OR,OR,DZ  
CEALU & DBUS SNOKE & REG ,GRI,GRI & STATSHFT 8400000010000

(3A) A MASK (1111111100000000) IS PLACED IN QREG

0556 / 6 MAC ,FALSE,COUNT,RECT & ALU ,ANDUS,RAMA,OR,OR,DZ  
DBUS SNOKE & DATINSHFT DMS2000 & CEALU

(4) THE CONTENTS OF R55 (ORIGINALLY THE CONTENTS OF GRI) ARE MASKED BY THE CONTENTS OF Q REG (1111111100000000) AND PLACED IN QREG.

0557 / 6 MAC ,FALSE,COUNT,RECT & ALU ,ANDUS,RAMA,OR,OR,DZ  
DBUS SNOKE

(5) THE CONTENTS OF QREG (MS HALF OF ORIGINAL R5) ARE ORED WITH THE CONTENTS OF GRI. THE RESULT IS PLACED IN GRI AND THE STATUS REGISTER LOADED.

0558 / 6 MAC ,FALSE,TZERO,CRTM & ALU ,R50,RAMP,OR,OR,DZ  
REG ,GRI,GRI & CEALU & DBUS SNOKE & CARRISEL CZERO  
/ 6 STATSHFT 8400000010000

ENTRY POINT FOR INDIRECT AND INDIRECT INDEED ADDRESSING

\*\*\*\*\*

(1) JUMP SUB TO OPD11

0559 OPCODE8: MAC ,FALSE,TZERO,CJS & ALU & DBUS SNOKE & ADDRESS OPD11

(2) JUMP TO START OF SEQUENCE FOR DIRECT ADDRESSING

055A / 6 MAC ,JP & ALU & DBUS SNOKE & ADDRESS LDB1

LOAD FROM LOWER BYTE

\*\*\*\*\*

ENTRY POINT FOR DIRECT OR DIRECT INDEED ADDRESSING

\*\*\*\*\*

(1) JUMP SUB TO OPD11

055F OPCODE8: MAC ,FALSE,TZERO,CJS & ALU & DBUS SNOKE & ADDRESS OPD11

(2) THE DERIVED OPERAND IS PLACED IN THE QREG

055C LDB1: MAC ,FALSE,COUNT,RECT & ALU ,ANDUS,RAMA,OR,OR,DZ & REG ,GRI,GRI,R5  
/ 6 DBUS SNOKE

TM FS 403

TM FS 403

1 MAY 1981

PAGE 52

AMDOS/20 ANDASM MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (ENSL)

```

(3) THE CONTENTS OF THE Q REG ARE MASKED BY (0000000011111111) AND THE
RESULT LEFT IN QREG.
0559 / 6 MAC ...CONT & ALU ...DBUS QREG.AND.AND.DQ & CVALU
      / 6 DBUS SDATA & DATINSET DQ255
(4) THE CONTENTS OF GRI ARE MASKED BY (1111111000000000) AND THE RESULT
LEFT IN GRI.
055E / 6 MAC ...CONT & ALU ...DBUS RAMP.AND.AND.DA & CVALU
      / 6 DBUS SDATA & DATINSET DQ6266
(5) THE CONTENTS OF THE QREG ARE ORED WITH THE CONTENTS OF GRI AND THE
RESULT LEFT IN GRI.
055F / 6 MAC ...FALSE.TZERO.CRTM & ALU ...DBUS ...RAMP.OR.OR.AQ
      / 6 REG ...GRI.GRI & CVALU & STATSHFT DQ00000010000
      / 6 CARNISEL CZERO
ENTRY POINT FOR INDIRECT OR INDIRECT INDEXED ADDRESSING
*****
(1) JUMP SUB TO OFI11
0560 / 6 OPCODE7C1: MAC ...FALSE.TZERO.CJS & ALU & DBUS SNONE & ADDRESS OFI11
(2) JUMP TO CODE FOR DIRECT ADDRESSING
MAC ...JP & ALU & ADDRESS L191 & DBUS SNONE
0561 / 6

```

LOAD STATUS  
\*\*\*\*\*

ENTRY POINT FOR INDIRECT AND INDIRECT INDEXED ADDRESSING  
\*\*\*\*\*

```

(1) JUMP SUB TO OFI13
0562 / 6 OPCODE7C1: MAC ...FALSE.TZERO.CJS & ALU & DBUS SNONE & ADDRESS OFI13
(2) JUMP TO LOSTAI
MAC ...JP & ALU & DBUS SNONE & ADDRESS LOSTAI
0563 / 6
ENTRY POINT FOR DIRECT AND DIRECT INDEXED ADDRESSING
*****

```

1 MAY 1981

PAGE 53

AMDOS/20 ANDASM MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (ENSL)

```

(1) JUMP SUB TO OPDI3
0564 / 6 OPCODE7D1: MAC ...FALSE.TZERO.CJS & ALU & DBUS SNONE & ADDRESS OPDI3
(2) THE INTERRUPT MASK (DERIVED OPERAND WORD 1) IS INVERTED AND LOADED INTO QREG.
0565 / 6 LOSTAI: MAC ...CONT & ALU ...ABUS.QREG.KINOR.DZ & REG ....R6 & DBUS SNONE
      / 6 CVALU
( ) THE CONTENTS OF THE QREG ARE LOADED INTO R15, JUMP SUB TAKES PLACE TO
MIMICINT.
0566 / 6 MAC ...FALSE.TZERO.CJS & ALU ...MOP.OR.OR.ZQ & DBUS SALU & REG ....R15
      / 6 CREG & ADDRESS MIMICINT
(2) THE SECOND WORD OF THE DERIVED OPERAND IS LOADED INTO THE STATUS REGISTER
MAC ...CONT & ALU & DBUS SREG & REG ....R6 & EMUIGE & AUICE DQ100
0567 / 6
(2A) THE LAST SIGNIFICANT FOUR BITS OF THE STATUS REGISTER ARE LOADED.
MAC ...CONT & ALU ...R6, 5 REG ....R6 & DBUS SREG & STATSHFT DQ000000000000
0568 / 6
(3) THE THIRD WORD OF THE DERIVED OPERAND IS LOADED FIRST INTO THE Q REG.
MAC ...CONT & ALU ...ABUS.QREG.OR.OR.DZ & REG ....R7 & CVALU
0569 / 6 DBUS SNONE
(4) THE THIRD WORD IN THE QREG IS NOW LOADED INTO THE PROGRAM COUNTER (PC).
RETURN TAKES PLACE.
MAC ...FALSE.TZERO.CRTM & ALU ...MOP.OR.OR.ZQ & REG ....R6 & CREG
056A / 6 DBUS SALU

```

LOAD MULTIPLE REGISTERS  
\*\*\*\*\*

ENTRY POINT FOR DIRECT OR DIRECT INDEXED ADDRESSING  
\*\*\*\*\*

```

(1) JUMP TAKES PLACE TO PTDIAD WHICH IS A SUBROUTINE THAT FETCHES THE
CORRECT ADDRESS OF A DIRECT OR DIRECT INDEXED OPERAND.
THE ADDRESS OF THE OPERAND IS PLACED IN R2.
056B / 6 OPCODE891: MAC ...FALSE.TZERO.CJS & ALU & DBUS SNONE & ADDRESS PTDIAD
(2) A MASK (0000000011100000) IS PLACED IN QREG.
MAC ...CONT & ALU ...DBUS.QREG.OR.OR.DZ & CVALU
056C / 6 DBUS SDATA & DATINSET DQ240
(3) THE INSTRUCTION IN R1 IS MASKED AND LEFT IN THE QREG.

```

1 MAY 1981

PAGE 54

ANDOS/29 ANDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (BMSL)

0560 / 5 MAC ...CONT & ALU ...ABUS.QREG.AND.AND.DQ & REG ....R1 & CIALU  
DBUS SALU

0561 LMI (4) LOADING OF THE INSTRUCTION REGISTER IS CARRIED OUT...

0562 / 5 THE MASKED INSTRUCTION IS ALSO PLACED IN R1  
MACP ...CONT & ALU ...NOP.OR.OR.ZQ & DBUS SALU  
CRAFT & REG ....R1

0563 / 5 (5) JUMP SUB TAKES PLACE TO OPERAND.

0564 / 5 MAC ...FALSE.TZERO,CJS & ALU & DBUS SNOKE & ADDRESS OPERAND

0565 / 5 (6) THE CONTENTS OF R1 ARE PLACED IN R2.

0566 / 5 MAC ...CONT & ALU ...ABUS.RAMP.OR.OR.D2 & CIALU & REG ...GR2..R5  
DBUS SNOKE

0567 / 5 (7) THE CONTENTS OF R1 ARE PLACED IN QREG

0568 / 5 MAC ...CONT & ALU ...ABUS.QREG.OR.OR.D2 & CIALU & REG ....R1  
DBUS SNOKE

0569 / 5 (8) THE CONTENTS OF THE Q REGISTER ARE MASKED BY (0000000011110000) BUT NOT  
LOADED.

0570 / 5 MAC ...CONT & ALU ...DBUS.NOP.AND.AND.DQ & DBUS SDATA & DATINSRT D6240

0571 / 5 (9) 1 IS ADDED TO THE CONTENTS OF R2. RETURN TAKES PLACE IF ZLSB WAS SET BY  
THE PREVIOUS INSTRUCTION.

0572 / 5 MAC ...TRUE.ZLSB.CRTM & ALU ...ABUS.NOP.ADD.ADD.D2 & REG ....R2 & CREG  
DBUS SALU & STATSHFT B001000000000000

0573 / 5 (10) 15 IS SUBTRACTED FROM THE CONTENTS OF QREG.

0574 / 5 THIS MEANS THAT THE M FIELD IS DECREMENTED AND THE R2 FIELD INCREMENTED.

0575 / 5 MAC ...CONT & ALU ...DBUS.QREG.SUB.SUB.DQ & CIALU  
DBUS SDATA & DATINSRT D614

0576 / 5 (11) JUMP TAKES PLACE TO LMI.

0577 / 5 MAC ...JP & ALU & DBUS SNOKE & ADDRESS LMI

0578 / 5 EXCHANGE BITES IN REGISTER

0579 / 5 .....

0580 / 5 ENTRY POINT

0581 / 5 .....

1 MAY 1981

PAGE 55

ANDOS/29 ANDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (BMSL)

0576 / 5 OFCODECT: MAC ...FALSE.TZERO,PUSH & ALU & DBUS SNOKE  
DATINSRT D66

0577 / 5 (12) THE CONTENTS OF R1 ARE SHIFTED 8 PLACES DOWN CYCLIC

0578 / 5 MAC ...FALSE.COUNT,RECT & ALU ...RAMP.OR.OR.ZA & CIALU & DBUS SNOKE  
REG ...R1.GR1 & STATSHFT B00101000000

0579 / 5 (13) THE MACHINERY STATUS REGISTER IS LOADED AND RETURN TAKES PLACE

0580 / 5 MAC ...FALSE.TZERO,CRTM & ALU ...RAMP.OR.OR.ZA & REG ...R1.GR1  
STATSHFT B00000010000 & CARRYSEL CZERO

EXCHANGE WORDS IN REGISTER

0581 / 5 .....

0582 / 5 ENTRY POINT

0583 / 5 .....

0584 / 5 (14) THE CONTENTS OF R1 (GR2) ARE PLACED TEMPORARILY IN Q REG

0585 / 5 OFCODECT: MAC ...CONT & ALU ...QREG.OR.OR.ZA & REG ...GR2 & CIALU & DBUS SNOKE

0586 / 5 (15) THE CONTENTS OF R1 (GR1) ARE PLACED IN R1 (GR1) THE STATUS REGISTER

0587 / 5 IS LOADED AND RETURN TAKES PLACE.

0588 / 5 MAC ...FALSE.TZERO,CRTM & ALU ...RAMP.OR.OR.ZQ & REG ...R1 & CIALU  
DBUS SNOKE & STATSHFT B00000010000 & CARRYSEL CZERO

SINGLE PRECISION STORE

0589 / 5 .....

0590 / 5 ENTRY POINT FOR BASE RELATIVE ADDRESSING

0591 / 5 OFCODECT: MAC ...CONT & ALU ...NOP.OR.OR.ZA & REG ...R10..RZERO..R5 & CREG  
DBUS SALU

0592 / 5 (16) JUMP TO APPROPRIATE OPERAND SEND ROUTINE

0593 / 5 MAC ...JP & ALU & DBUS SNOKE & ADDRESS OSB1

TM FS 403

TNI FS 403

1 MAY 1981

PAGE 56

AMDOS/29 AMBUSH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

ENTRY POINT FOR BASE RELATIVE INDEXED ADDRESSING

057E OP0402: MAC ...CONT & ALU ...NOP,OR,2A & REG ,B019,,R2ZERO,R5 & CREG  
/ & DBUS SALU

057F (2) JUMP TO APPROPRIATE OPERAND SEND ROUTINE  
MAC ...JP & ALU & DBUS SNOKE & BADDRESS OSD11

ENTRY POINT FOR DIRECT AND INDIRECT INDEXED ADDRESSING

0580 OP0408: MAC ...CONT & ALU ...NOP,OR,OR,2A & REG ...C011,R5 & CREG  
/ & DBUS SALU

0581 (2) JUMP TO OPERAND SEND ROUTINE  
MAC ...JP & ALU & DBUS SNOKE & BADDRESS OSD11

0582 OP0409: MAC ...CONT & ALU ...NOP,OR,OR,2A & REG ...C011,R5 & CREG  
/ & DBUS SALU

0583 (2) JUMP TO APPROPRIATE OPERAND SEND ROUTINE  
MAC ...JP & ALU & DBUS SNOKE & BADDRESS OSD11

STORE A NON NEGATIVE CONSTANT  
\*\*\*\*\*

ENTRY POINT FOR DIRECT AND INDIRECT INDEXED ADDRESSING

0584 OP0409: MAC ...CONT & ALU ...NOP,OR,OR,2A & REG ...C011,R5 & CREG  
/ & DBUS SALU

0585 (2) JUMP TO APPROPRIATE OPERAND SEND ROUTINE (OSD11)  
MAC ...JP & ALU & DBUS SNOKE & BADDRESS OSD11

ENTRY POINT FOR INDIRECT AND INDIRECT INDEXED ADDRESSING  
\*\*\*\*\*

1 MAY 1981

PAGE 57

AMDOS/29 AMBUSH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

0586 OP0402: MAC ...FALSE,TZERO,CJS & ALU & DBUS SNOKE & BADDRESS STC1  
/ & DBUS SALU

0587 (2) JUMP TO APPROPRIATE OPERAND SEND ROUTINE. (OSD11)  
MAC ...JP & ALU & DBUS SNOKE & BADDRESS OSD11

0588 STC1: (1) THE CONTENTS OF IR0 ARE PLACED IN R5

MAC ...CONT & ALU ...NOP,OR,OR,2A & REG ...R2ZERO,R5 & CREG  
/ & DBUS SALU

0589 (2) THE INSTRUCTION IN R1 IS SHIFTED DOWN AND PLACED IN IR0  
MAC ...CONT & ALU ...AND,RAND,OR,OR,2A & REG ...R2ZERO,R1 & CREG  
/ & DBUS SNOKE & BADDRESS STC1

058A (3) THE CONTENTS OF IR0 ARE DOWNSHIFTED  
MAC ...CONT & ALU ...AND,RAND,OR,OR,2A & REG ...R2ZERO,R2ZERO  
/ & DBUS SNOKE & BADDRESS STC1

058B (4) THE CONTENTS OF IR0 ARE DOWNSHIFTED  
MAC ...CONT & ALU ...AND,RAND,OR,OR,2A & REG ...R2ZERO,R2ZERO  
/ & DBUS SNOKE & BADDRESS STC1

058C (5) THE CONTENTS OF IR0 ARE MASKED BY 00000000001111 AND DOWNSHIFTED.  
MAC ...CONT & ALU ...AND,RAND,AND,AND,DA & CREG & REG ...R2ZERO,R2ZERO  
/ & DBUS SNOKE & BADDRESS STC1

058D (6) THE CONTENTS OF IR0 ARE SWAPPED WITH THE CONTENTS OF R5. RETURN  
TAKES PLACE.

MAC ...FALSE,TZERO,CRTN & ALU ...AND,RAND,OR,OR,2A & CREG & CREG  
/ & REG ...R2ZERO,R2ZERO,R5 & DBUS SALU

STORE REGISTER THROUGH MASK  
\*\*\*\*\*

ENTRY POINT FOR DIRECT AND INDIRECT INDEXED ADDRESSING  
\*\*\*\*\*

(1) THE CONTENTS OF REGISTER CRI (RA) ARE ADDED WITH THE CONTENTS OF  
REGISTER CRI+1 AND THE RESULTS PLACED IN R5.

058E OP0409: MAC ...JP & ALU ...NOP,AND,AND,AB & REG ,B001,CRI,CRI,R5

1 MAY 1981

PAGE 58

AMDOS/29 ANDASM MICRO ASSEMBLER, V1.8  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EWSL

/ 6 DBUS SALU &amp; CREG &amp; ADDRESS OSCI1

STORE INTO UPPER BYTE

\*\*\*\*\*  
ENTRY POINT FOR DIRECT OR INDIRECT ADDRESSING  
\*\*\*\*\*

```

(1) JUMP TO OPERAND FIELD ROUTINE FOR DIRECT OR INDIRECT ADDRESSING
OPCODE9D: MAC .FALSE, TZERO, CJS & ALU & DBUS SNOKE & ADDRESS OSCI1
SUBROUTINE TO CARRY OUT THE NECESSARY SHIFTING AND MASKING COMMON TO BOTH
ADDRESSING MODES.

```

```

(2) JUMP SUB TO STUB1
MAC .FALSE, TZERO, CJS & ALU & DBUS SNOKE & ADDRESS STUB1

```

```

(3) THE RESULT IN ER5 IS PLACED IN MEMORY AT THE SAME ADDRESS AS
IT CAME FROM USING OSCENPUR.
MAC .TRUE, TZERO, CJS & ALU & DBUS SNOKE & ADDRESS OSCENPUR

```

```

(4) THE RESULT IN ER5 IS PLACED IN MEMORY AT THE SAME ADDRESS AS
IT CAME FROM USING OSCENPUR.
MAC .TRUE, TZERO, CJS & ALU & DBUS SNOKE & ADDRESS OSCENPUR

```

```

ENTRY POINT FOR INDIRECT AND INDIRECT ADDRESSING
*****

```

```

(1) JUMP SUB TO OSCI1
OPCODE9D: MAC .FALSE, TZERO, CJS & ALU & DBUS SNOKE & ADDRESS OSCI1

```

```

(2) JUMP SUB TO STUB1
MAC .FALSE, TZERO, CJS & ALU & DBUS SNOKE & ADDRESS STUB1

```

```

(3) JUMP TO OSCENPUR
MAC .TRUE, TZERO, CJS & ALU & DBUS SNOKE & ADDRESS OSCENPUR

```

```

(4) A MASK (0000000011111111) IS PLACED IN QREG.
OPCODE9D: MAC .FALSE, TZERO, CJS & ALU & DBUS SNOKE & ADDRESS OSCI1

```

```

(5) STUB1: MAC .CONT & ALU .DBUS, QREG, OR, OR, D2 & CREG & DBUS SNOKE
DATASPT D6255

```

```

(6) THE DERIVED OPERAND IN ER5 IS MASKED AND LEFT IN THE QREG.
MAC .CONT & ALU .DBUS, QREG, AND, AND, DQ & REG .DBUS SNOKE

```

1 MAY 1981

PAGE 59

AMDOS/29 ANDASM MICRO ASSEMBLER, V1.8  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EWSL

```

(4) THE CONTENTS OF CRI ARE PLACED IN ER5
THE NEXT LOCATION IS PUSHED ONTO THE STACK AND THE COUNTER IS LOADED WITH
THE VALUE 6.
MAC .FALSE, TZERO, CJS & ALU .DBUS, QREG, OR, OR, D2 & CREG & DBUS SNOKE

```

```

(5) THE CONTENTS OF CRI ARE SHIFTED UPWARDS 8 TIMES
MAC .FALSE, TZERO, CJS & ALU .DBUS, QREG, OR, OR, D2 & CREG & DBUS SNOKE

```

```

(6) THE CONTENTS OF THE QREG ARE ORED WITH THE CONTENTS OF CRI AND THE
RESULT LEFT IN CRI.
MAC .FALSE, TZERO, CJS & ALU .DBUS, QREG, OR, OR, D2 & CREG & DBUS SNOKE

```

```

(7) THE CONTENTS OF CRI ARE SWAPPED WITH ER5. RETURN TAKES PLACE.
MAC .FALSE, TZERO, CJS & ALU .DBUS, QREG, OR, OR, D2 & CREG & DBUS SNOKE

```

```

(8) THE CONTENTS OF CRI ARE SWAPPED WITH ER5. RETURN TAKES PLACE.
MAC .FALSE, TZERO, CJS & ALU .DBUS, QREG, OR, OR, D2 & CREG & DBUS SNOKE

```

```

(9) THE CONTENTS OF CRI ARE SWAPPED WITH ER5. RETURN TAKES PLACE.
MAC .FALSE, TZERO, CJS & ALU .DBUS, QREG, OR, OR, D2 & CREG & DBUS SNOKE

```

```

STORE INTO LOWER BYTE
*****

```

```

ENTRY POINT FOR DIRECT OR DIRECT INDEXED ADDRESSING
*****

```

```

(1) JUMP SUB TO OSCI1
OPCODE9D: MAC .FALSE, TZERO, CJS & ALU & DBUS SNOKE & ADDRESS OSCI1

```

```

(2) JUMP SUB TO STUB1
MAC .FALSE, TZERO, CJS & ALU & DBUS SNOKE & ADDRESS STUB1

```

```

(3) JUMP TO OSCENPUR
MAC .TRUE, TZERO, CJS & ALU & DBUS SNOKE & ADDRESS OSCENPUR

```

```

(4) A MASK (1111111100000000) IS PLACED IN QREG.
OPCODE9D: MAC .FALSE, TZERO, CJS & ALU & DBUS SNOKE & ADDRESS OSCI1

```

```

(5) STUB1: MAC .CONT & ALU .DBUS, QREG, OR, OR, D2 & DBUS SNOKE & CREG
DATASPT D6528

```

```

(6) THE DERIVED OPERAND IN ER5 IS MASKED AND THE RESULT LEFT IN ER5.
MAC .CONT & ALU .DBUS, QREG, AND, AND, DQ & REG .DBUS SNOKE

```

IN ES 113

1 MAY 1981

PAGE 60

AMDOS/20 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

```

(3) THE CONTENTS OF CH1 (RA) ARE MASKED BY (0000000011111111) AND PLACED
IN QREG
MAC ...CONT & ALU ...DBUS.QREG.AND.AND.DA & REG ...CH1 & CVALU
/ & DBUS.SDATA & DATINSTR D0255
(4) THE CONTENTS OF THE QREG ARE OREG WITH THE CONTENTS OF R05 AND THE
RESULT LEFT IN R05. RETURN TAKES PLACE.
MAC ...FALSE.TZERO.CTN & ALU ...ABUS.MOP.OR.OR.DQ & REG ...R5 & CREG
/ & DBUS.SALU
ENTRY POINT FOR INDIRECT OR INDIRECT INDEXED ADDRESSING
*****
(1) JUMP SUB TO OFI11
OPCODE93: MAC ...FALSE.TZERO.CJS & ALU & DBUS.SNONE & BADDRESS OFI11
(2) JUMP SUB TO SLB1
MAC ...FALSE.TZERO.CJS & ALU & DBUS.SNONE & BADDRESS SLB1
(3) JUMP TO OSGENPUR
MAC ...JP & ALU & DBUS.SNONE & BADDRESS OSGENPUR

```

STORE MULTIPLE REGISTERS  
\*\*\*\*\*ENTRY POINT FOR DIRECT OR DIRECT INDEXED ADDRESSING  
\*\*\*\*\*

```

(1) JUMP TAKES PLACE TO FTDIADD WHICH IS A SUBROUTINE THAT FETCHES THE
CORRECT ADDRESS AND A DIRECT OR DIRECT INDEXED OPERAND.
THE ADDRESS OF THE OPERAND IS PLACED IN R02.
OPCODE99: MAC ...FALSE.TZERO.CJS & ALU & DBUS.SNONE & BADDRESS FTDIADD
(2) A MASK (0000000011100000) IS PLACED IN QREG.
MAC ...CONT & ALU ...DBUS.QREG.OR.OR.D2 & CVALU
/ & DBUS.SDATA & DATINSTR D0240
(3) THE INSTRUCTION IN R01 IS MASKED AND LEFT IN THE QREG.
MAC ...CONT & ALU ...ABUS.QREG.AND.AND.DQ & REG ...R1 & CVALU
/ & DBUS.SALU

```

1 MAY 1981

PAGE 61

AMDOS/20 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

```

(4) LOADING OF THE INSTRUCTION REGISTER TAKES PLACE.
OPCODE91: MAC ...CONT & ALU ...MOP.OR.OR.ZA & DBUS.SALU
/ & CREG & REG ...R1
(5) THE CONTENTS OF R02 IS PLACED IN R05. JUMP SUB TAKES PLACE TO
OSGENPUR.
MAC ...FALSE.TZERO.CJS & ALU ...MOP.OR.OR.ZA & REG ...R02.R5 & DBUS.SALU
/ & CREG & BADDRESS OSGENPUR
(5A) THE CONTENTS OF R01 ARE PLACED IN THE QREG.
MAC ...CONT & ALU ...ABUS.QREG.OR.OR.D2 & CVALU & REG ...R1
/ & DBUS.SNONE
(5A) THE CONTENTS OF THE QREG ARE MASKED BY (0000000011100000) BUT NOT LOADED.
MAC ...CONT & ALU ...DBUS.MOP.AND.AND.DQ & DBUS.SDATA & DATINSTR D0240
(6) 1 IS ADDED TO THE CONTENTS OF R02. RETURN TAKES PLACE IF
THE PREVIOUS OPERATION SET Z153.
MAC ...TRUE.Z153.CTN & ALU ...ABUS.MOP.ADD.ADD.D2 & REG ...R2 & CREG
/ & DBUS.SALU & STATSHFT D0010000000000000
(7) 15 IS SUBTRACTED FROM THE CONTENTS OF QREG.
THIS MEANS THAT THE M FIELD IS DECREMENTED AND THE R02 FIELD INCREMENTED.
MAC ...CONT & ALU ...DBUS.QREG.SUBR.SUBR.DQ & CVALU
/ & DBUS.SDATA & DATINSTR D014
(8) JUMP TAKES PLACE TO ST01
MAC ...JP & ALU & DBUS.SNONE & BADDRESS ST01
MOVE MULTIPLE WORDS. MEMORY TO MEMORY.
*****
ENTRY POINT
*****
(1) THE CONTENTS OF RA+1 ARE PASSED THROUGH THE ALU
OPCODE93: MAC ...CONT & ALU ...MOP.OR.OR.ZA & DBUS.SNONE
/ & STATSHFT D0000000010000 & REG ...R01...R01
(2) RETURN TAKES PLACE IF RA WAS ZERO IN THE PREVIOUS INSTRUCTION.
MAC ...TRUF.MUI.CTN & ALU & DBUS.SNONE & STATSHFT D0000000000100

```



1 MAY 1981

PAGE 62

AMNOS/20 ANDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1756. (EMSL)

```

0581 / 6      : (3) THE CONTENTS OF R1 IS PLACED IN R2
      : JUMP SUB TAKES PLACE TO OSCMPUR
      : MAC .FALSE, ZERO, CJS & ALU ...MOP, OR, OR, ZA & DBUS SALU & CEREQ
      : REG ...GR2, R2 & ADDRESS OSCMPUR
0582 / 6      : (4) THE CONTENTS OF R1 IS PLACED IN R2, JUMP SUB TO OSCMPUR
      : MAC .FALSE, ZERO, CJS & ALU ...MOP, OR, OR, ZA & DBUS SALU & CEREQ
      : REG ...GR1, R2 & ADDRESS OSCMPUR
0583 / 6      : (5) THE CONTENTS OF R1 (GR1) ARE INCREMENTED.
      : MAC ...CONT & ALU ...RAMF, ADD, ADD, ZA & REG ...GR1, GR1 & CEARU
      : DBUS SHONE & STATSEPT 0000000000000000
0584 / 6      : (6) THE CONTENTS OF R2 (GR2) ARE INCREMENTED.
      : MAC ...CONT & ALU ...RAMF, ADD, ADD, ZA & REG ...GR2, GR2 & CEARU
      : DBUS SHONE & STATSEPT 0000000000000000
0585 / 6      : (7) THE CONTENTS OF R1-1 ARE DECREMENTED. THE MICROSTATUS IS LOADED
      : ACCORDINGLY.
      : MAC ...CONT & ALU ...RAMF, SUBR, SUBR, ZA & REG 0001, 0001, GR1, GR1
      : DBUS SHONE & CEARU & STATSEPT 0000000010000
0586 / 6      : (8) JUMP TO MOV1 IF NO MICRO INTERRUPT
      : MAC .TRUE, INTPT, CJP & ALU & DBUS SHONE & ADDRESS MOV1
0587 / 6      : (9) THE INSTRUCTION IN R1 IS DECREMENTED AND JUMP TAKES PLACE TO MICINT SERVICE SEQUENCE.
      : MAC .FALSE, ZERO, CJA & MICINT RDC & CEMICINT
      : ALU ...DBUS, MOP, SUBS, SUBS, DZ & REG ...R0 & DBUS SALU & CEREQ
      : STATSEPT 0000000000000000
      :
      : PUSH MULTIPLE REGISTERS ONTO STACK
      :
0588 / 6      : (1) THE INSTRUCTION IN R1 IS LOADED INTO THE QREG.
      : MAC ...CONT & ALU ...ABUS, QREG, OR, OR, DZ & REG ...R1 & CEARU
0589 / 6      : (2) THE INSTRUCTION IN R1 IS SWAPPED WITH THE CONTENTS OF R0.
      : MAC .FALSE, ZERO, PUSH & ALU ...ABUS, RAML, OR, OR, DZ & REG ...R2, R2, R2, R1
      : CEARU & CEREQ & DBUS SALU & DATINSET 001
0590 / 6      : (3) THE CONTENTS OF R0 ARE DOWNSHIFTED 3 TIMES.
      : MAC .FALSE, COUNT, RPY & ALU ...RAMD, OR, OR, ZA & REG ...R2, R2, R2, R2

```

1 MAY 1981

PAGE 63

AMNOS/20 ANDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1756. (EMSL)

```

      : CEARU & DBUS SHONE & STATSEPT 0000000000000000
0591 / 6      : (3A) THE CONTENTS OF R0 ARE MASKED WITH 00000000001111 AND DOWNSHIFTED.
      : MAC ...CONT & ALU ...DBUS RAMD, AND, AND, DA & REG ...R2, R2, R2, R2
      : CEARU & DBUS DATA & DATINSET 0001
0592 / 6      : (4) THE CONTENTS OF R0 ARE SWAPPED WITH R1.
      : MAC ...CONT & ALU ...RAMS, RAML, OR, OR, DZ & REG ...R2, R2, R2, R1
      : CEARU & CEREQ & DBUS SALU
0593 / 6      : (5) THE CONTENTS OF R1 ARE ADDED TO THE CONTENTS OF QREG AND THE RESULT
      : LEFT IN QREG.
      : MAC ...CONT & ALU ...ABUS, QREG, ADD, ADD, DQ & REG ...R1 & CEARU
      : DBUS SHONE & STATSEPT 0000000000000000
0594 / 6      : (7) THE CONTENTS OF QREG ARE PLACED IN R0.
      : MAC ...CONT & ALU ...MOP, OR, OR, EQ & REG ...R0 & DBUS SALU & CEREQ
0595 / 6      : (8) A MASK 0000000011110000 IS LOADED INTO QREG.
      : MAC ...CONT & ALU ...DBUS, QREG, OR, OR, DZ & CEARU & DBUS DATA
      : DATINSET 00256
0596 / 6      : (9) THE CONTENTS OF R0 ARE ORED WITH THE QREG AND THE RESULT LOADED INTO
      : THE INSTRUCTION REGISTER.
      : MAC ...CONT & ALU ...ABUS, MOP, OR, OR, DQ
      : DBUS SALU & REG ...R0
0597 / 6      : (10) R115 (GR1) IS DECREMENTED AND THE RESULT PLACED IN R115 AND R2.
      : MAC ...CONT & ALU ...RAMF, SUBR, SUBR, ZA & REG ...GR1, GR1, R2
      : DBUS SALU & CEARU & CEREQ
      : STATSEPT 0000000000000000
0598 / 6      : (11) THE CONTENTS OF GR2 ARE PLACED IN R0, JUMP TAKES PLACE TO OSCMPUR.
      : MAC .FALSE, ZERO, CJS & ALU ...MOP, OR, OR, ZA & REG ...GR2, GR2, R0
      : DBUS SALU & CEREQ & ADDRESS OSCMPUR
0599 / 6      : (12) THE CONTENTS OF R1 ARE DECREMENTED.
      : MAC ...CONT & ALU ...ABUS, MOP, SUBS, SUBS, DZ & REG ...R1
      : STATSEPT 0000000010000 & DBUS SALU & CEREQ
0600 / 6      : (13) RETURN TAKES PLACE IF THE LAST OPERATION SET MICRO-M. THE CONTENTS
      : OF R0 ARE DECREMENTED.
      : MAC .TRUE, MUL, CRYM & ALU ...ABUS, MOP, SUBS, SUBS, DZ & REG ...R0
      : STATSEPT 000000001110 & DBUS SALU & CEREQ
0601 / 6      : (14) JUMP TO PUSHM1 TAKES PLACE

```

TM FS 403

1 MAY 1961

PAGE 64

ANDOS/29 ANDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (DMSL)

MAC ...JP &amp; ALU &amp; DBUS SMOKE &amp; ADDRESS PUSM1

05C5

POP MULTIPLE REGISTERS OFF STACK  
.....(1) THE NUMBER 15 IS LOADED INTO THE INSTRUCTION REGISTER  
OPCODES: MACP ...CONT & ALU & DBUS SMOKE & ADDRESS PUSM1

05C6

(3) THE CONTENTS OF IR15 (THE STACK POINTER) ARE PLACED  
IN IR2.

05C7

MAC ...CONT & ALU ...NOP,OR,OR,2A & REG ...0R2,R2 & CREG  
/ & DBUS SMOKE

05C8

(4) THE CONTENTS OF IR1 ARE SHIFTED ONE PLACE RIGHT AND PLACED IN IR15.  
MAC ...CONT & ALU ...AND,OR,OR,2A & REG ...0R2,R1 & CREG  
/ & DBUS SMOKE & ADDRESS PUSM1

05C9

(5) THE CONTENTS OF IR15 ARE SHIFTED ONE PLACE RIGHT.  
MAC ...CONT & ALU ...AND,OR,OR,2A & REG ...0R2,R2 & CREG  
/ & DBUS SMOKE & ADDRESS PUSM1

05CA

(6) THE CONTENTS OF IR15 ARE SHIFTED ONE PLACE RIGHT.  
MAC ...CONT & ALU ...AND,OR,OR,2A & REG ...0R2,R2 & CREG  
/ & DBUS SMOKE & ADDRESS PUSM1

05CB

(7) THE CONTENTS OF IR15 ARE MASKED BY 0000000000001111 AND SHIFTED ONE  
PLACE RIGHT. THE VALUE OF N NOW OCCUPIES THE LEAST SIG FOUR BITS  
OF THE WORD. THE REST BEING ZERO.  
MAC ...CONT & ALU ...AND,AND,AND,2A & REG ...0R2,R2 & CREG  
/ & DBUS SMOKE & ADDRESS PUSM1

05CC

(9) THE CONTENTS OF IR15 IS LOADED INTO REG.  
MAC ...CONT & ALU ...NOP,OR,OR,2A & REG ...0R2,R2 & CREG & DBUS SMOKE

05CD

(10) THE LOADING OF THE INSTRUCTION REGISTER TAKES PLACE. JUMP S05 TO  
OPCODES:  
/ & DBUS SMOKE

05CE

(12) THE CONTENTS OF IR15 ARE PLACED IN REG.  
MAC ...CONT & ALU ...AND,AND,AND,2A & REG ...0R2,R2 & CREG  
/ & DBUS SMOKE

1 MAY 1961

PAGE 65

ANDOS/29 ANDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (DMSL)(13) THE CONTENTS OF REG ARE PASSED THROUGH THE ALU.  
MAC ...CONT & ALU ...AND,AND,AND,2A & REG ...0R2,R2 & DBUS SMOKE

05CF

(14) JUMP TO POPM2 TAKES PLACE IF THE PREVIOUS OPERATION GAVE ZLS.  
MAC ...TRUE,ZLS,CJP & ALU & DBUS SMOKE & ADDRESS PUSM2

05D0

(15) THE CONTENTS OF REG ARE DECREMENTED.  
MAC ...CONT & ALU ...AND,AND,AND,2A & REG ...0R2,R2 & DBUS SMOKE  
/ & CREG & STATSHFT 0000000000000000

05D1

(16) THE CONTENTS OF IR1 ARE INCREMENTED.  
MAC ...CONT & ALU ...AND,AND,AND,2A & REG ...0R2,R2 & DBUS SMOKE  
/ & CREG & STATSHFT 0000000000000000

05D2

(17) THE CONTENTS OF IR2 ARE INCREMENTED.  
MAC ...CONT & ALU ...AND,AND,AND,2A & REG ...0R2,R2 & DBUS SMOKE  
/ & CREG & STATSHFT 0000000000000000

05D3

(18) JUMP TAKES PLACE TO POPM1.  
MAC ...JP & ALU & DBUS SMOKE & ADDRESS PUSM1

05D4

(12) THE INSTRUCTION REGISTER IS LOADED WITH 15.  
OPCODES: MACP ...CONT & ALU & DBUS SMOKE & ADDRESS PUSM1

05D5

(14) THE CONTENTS OF IR2 ARE INCREMENTED AND PLACED IN IR15. RETURN TAKES  
PLACE.  
MAC ...FALSE,ZERO,CATM & ALU ...AND,AND,AND,2A & REG ...0R2,R2 & DBUS SMOKE  
/ & CREG & STATSHFT 0000000000000000

05D6

STACK IC AND JUMP TO SUBROUTINE  
.....  
ENTRY POINT  
.....

05D7

(1) JUMP TAKES PLACE TO PUSM2.  
OPCODES: MAC ...FALSE,ZERO,CJS & ALU & DBUS SMOKE & ADDRESS PUSM2

05D8

(2) THE CONTENTS OF REG (IR1) ARE DECREMENTED AND LEFT IN REG.  
MAC ...CONT & ALU ...AND,AND,AND,2A & REG ...0R2,R2 & DBUS SMOKE  
/ & DBUS SMOKE & STATSHFT 0000000000000000



TM FS 40

1 MAY 1981

PAGE 60

ANDOS/20 ANDALM MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (DMSL)

```

: EXECUTION OF STEP (6).
/ 6 MAC TRUE,MI,LOOP
/ 6 ALU B00..ABUS.QREG.SUBR.SUBR.DQ & CVALU & DBUS SMOKE
/ 6 STATSHFT B0010000000100
/ 6 REG ...R10
:
: (7) THE CONTENTS OF IRO AND REG ARE SHIPPED -- RETURN TAKES PLACE.
/ 6 MAC .FALSE.TZERO.CFTN & ALU ..ABUS.RAMA.OR.OR.DZ
/ 6 REG ..RZERO.RZERO.R0 & CVALU & CREG & DBUS SALU
:
:
:
: REGSELBIT: MAC ...CONT & ALU ..DBUS.QREG.AND.AND.DA & REG ..GRI & CVALU
/ 6 DBUS SDATA & DATMSHT DMSL
:
: (2) THE CONTENTS OF THE Q REGISTER ARE PASSED THROUGH THE ALU AND THE
: MICROSTATUS REGISTER LOADED ACCORDINGLY. THE CONTENTS OF IRO ARE PLACED
: IN REG.
/ 6 MAC ...CONT & ALU B00..RAMA.OR.OR.ZQ & REG ..RZERO.RZERO.R0
/ 6 DBUS SALU & CREG & STATSHFT B0000000010000
:
: (3) IRO IS LOADED WITH 1 IN ITS LEAST SIG BIT POSITION AND ZERO EVERYWHERE
: ELSE. THE NEXT ADDRESS IS PUSHED INTO THE MICRO STACK. THE COUNTER IS
: NOT LOADED.
/ 6 MAC TRUE.TZERO.PUSH & ALU ..DBUS.RAMT.OR.OR.DZ & DBUS SDATA
/ 6 DATMSHT D01 & CVALU & REG ..RZERO.RZERO
:
: (4) THE CONTENTS OF IRO ARE SHIPPED DOWN CYCLIC.
/ 6 MAC ...CONT & ALU ..RAMD.OR.OR.ZA & REG ..RZERO.RZERO
/ 6 CVALU & DBUS SMOKE & STATSHFT B001010000000
:
: (5) THE CONTENTS OF THE QREG ARE DECREMENTED. END OF LOOP TAKES PLACE
: IF MICRO 2 WAS SET EITHER DURING STEP (2) OR DURING THE PREVIOUS EXECUTION
: OF STEP (5).
/ 6 MAC TRUE.MI,LOOP & ALU B00....QREG.SUBR.SUBR.ZQ & CVALU & DBUS SMOKE
/ 6 STATSHFT B0000000000100
:
: (6) THE CONTENTS OF IRO AND REG ARE SHIPPED -- RETURN TAKES PLACE
/ 6 MAC .FALSE.TZERO.CFTN & ALU ..ABUS.RAMA.OR.OR.DZ & REG ..RZERO.RZERO.R0
/ 6 CVALU & CREG & DBUS SALU

```

1 MAY 1981

PAGE 60

ANDOS/20 ANDALM MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (DMSL)

```

: SET BIT
/ 6
:
: ENTRY POINT FOR REGISTER ADDRESSING
: *****
:
: 0570 OP000501: MAC .FALSE.TZERO.CJS & ALU & DBUS SMOKE & ADDRESS SELBIT
/ 6
: (2) THE MASK IN REG IS ORED WITH THE CONTENTS OF QREG. THE RESULT IS LEFT
: IN QREG AND RETURN TAKES PLACE.
/ 6 MAC .FALSE.TZERO.CFTN & ALU ..ABUS.RAMP.OR.OR.DA & CVALU
/ 6 REG ..QREG.QR2.R0 & DBUS SMOKE
:
: ENTRY POINT FOR DIRECT OR INDIRECT INDEXED ADDRESSING
: *****
:
: 0571 OP000509: MAC .FALSE.TZERO.CJS & ALU & DBUS SMOKE & ADDRESS OFD01
/ 6
: (2) JUMP SUB TO SELBIT
/ 6 MAC .FALSE.TZERO.CJS & ALU & DBUS SMOKE & ADDRESS SELBIT
:
: (3) THE MASK IN REG IS LOADED INTO THE Q REGISTER.
/ 6 MAC ...CONT & ALU ..ABUS.QREG.OR.OR.DZ & REG ....R0 & DBUS SMOKE
/ 6 CVALU
:
: (4) THE DERIVED OPERAND IN REG IS ORED WITH THE CONTENTS OF THE Q REGISTER
: AND THE RESULT LEFT IN REG.
/ 6 MAC ...CONT & ALU ..ABUS.NOP.OR.OR.DQ & REG ....R5 & DBUS SALU
/ 6 CREG
:
: (5) UNCONDITIONAL JUMP TAKES PLACE TO OSCMPOR THE RETURN WILL MARK THE END
: OF THE EMULATION SEQUENCE WITH THE STACK CORRECTLY PRESERVED.
/ 6
:
: ENTRY POINT FOR INDIRECT AND INDIRECT INDEXED ADDRESSING
: *****
:
: 0576 OP000521: MAC .FALSE.TZERO.CJS & ALU & DBUS SMOKE & ADDRESS OFI01
/ 6
: (2) JUMP SUB TO SELBIT
/ 6 MAC .FALSE.TZERO.CJS & ALU & DBUS SMOKE & ADDRESS SELBIT
:
: (3) THE CONTENTS OF REG (MASK) IS PLACED IN THE QREG.
/ 6 MAC ...CONT & ALU ..ABUS.QREG.OR.OR.DZ & REG ....R0 & DBUS SMOKE

```

1 MAY 1961

PAGE 70

AMDAS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

```

(4) THE DERIVED OPERAND IN R25 IS ORED WITH THE CONTENTS OF THE Q REGISTER
AND THE RESULT LEFT IN R25
MAC ...CONT & ALU ...ABUS,OP,OR,OR,DE & R25 ....R5 & DBUS SALU
/ 5

```

RESULT BIT  
\*\*\*\*\*

ENTRY POINT FOR REGISTER ADDRESSING

```

(1) JUMP SUB TO SELBIT
OPCODES: MAC ,FALSE,TZERO,CJS & ALU & DBUS SHONE & ADDRESS SELBIT
(2) THE CONTENTS OF GR2 ARE ANDED WITH THE NOT OF THE MASK IN R25. RETURN
TAKES PLACE
MAC ...CONT & ALU ...ABUS,RAND,MOTRS,MOTRS,DA & CEALU
/ 5

```

ENTRY POINT FOR DIRECT AND INDIRECT ADDRESSING

```

(1) JUMP SUB TO SELBIT
OPCODES: MAC ,FALSE,TZERO,CJS & ALU & DBUS SHONE & ADDRESS OPDEX
(2) JUMP SUB TO SELBIT
MAC ,FALSE,TZERO,CJS & ALU & DBUS SHONE & ADDRESS SELBIT
(3) THE NOT OF THE MASK IN R25 IS PLACED IN QREG
MAC ...CONT & ALU ...ABUS,QREG,MINOR,DE & R25 ....R5 & CEALU
/ 5

```

```

(5) THE DERIVED OPERAND IN R25 IS ANDED WITH THE CONTENTS OF THE Q REG AND
THE RESULT PLACED IN R25.
MAC ...CONT & ALU ...ABUS,OP,AND,AND,DA & R25 ....R5 & CEALU
/ 5

```

```

(2) JUMP SUB TO SELBIT
OPCODES: MAC ,FALSE,TZERO,CJS & ALU & DBUS SHONE & ADDRESS OPDEX
(2) JUMP SUB TO SELBIT
OPCODES: MAC ,FALSE,TZERO,CJS & ALU & DBUS SHONE & ADDRESS SELBIT

```

1 MAY 1961

PAGE 71

AMDAS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

```

(3) THE NOT OF THE MASK IN R25 IS PLACED IN THE QREG
MAC ...CONT & ALU ...ABUS,QREG,MINOR,DE & R25 ....R5 & CEALU
/ 5

```

(4) THE DERIVED OPERAND IN R25 IS ANDED WITH THE MASK IN QREG.

```

JUMP TO OSDE1 TAKES PLACE
MAC ...CONT & ALU ...ABUS,OP,AND,AND,DA & R25 ....R5 & CEALU
/ 5

```

TEST BIT  
\*\*\*\*\*

ENTRY POINT FOR REGISTER ADDRESSING

```

(1) JUMP SUB TO SELBIT
OPCODES: MAC ,FALSE,TZERO,CJS & ALU & DBUS SHONE & ADDRESS SELBIT
(2) THE CONTENTS OF GR2 ARE ANDED WITH THE MASK IN R25 AND THE MACHINE
STATUS REGISTER LOADED ACCORDING TO THE RESULT.
NB. 1750 DEFINES THAT IF NO BITS IN GR1 ARE SET MACHINE STATUS ZERO IS SET.
IF THE MOST SIGNIFICANT BIT IS SET, MACHINE STATUS N IS SET.
IF ANY OTHER BITS ARE SET, MACHINE STATUS P IS SET. THIS WILL TAKE PLACE
CORRECTLY IN THE FOLLOWING INSTRUCTION.
MAC ,FALSE,TZERO,CJS & ALU ...ABUS,OP,AND,AND,DA
/ 5

```

REG ...GR2,GR2,R5 & DBUS SHONE & STATUS 3000000000000000

CARRYSEL C2ERO

ENTRY POINT FOR DIRECT AND INDIRECT ADDRESSING

```

(1) JUMP SUB TO SELBIT
OPCODES: MAC ,FALSE,TZERO,CJS & ALU & DBUS SHONE & ADDRESS OPDEX

```

```

(2) JUMP SUB TO SELBIT
MAC ,FALSE,TZERO,CJS & ALU & DBUS SHONE & ADDRESS SELBIT

```

```

(3) THE DERIVED OPERAND IN R25 IS PLACED IN QREG.
MAC ...CONT & ALU ...ABUS,QREG,OR,OR,DE & CEALU & R25 ....R5
/ 5

```

```

(4) THE MASK IN R25 IS ANDED WITH THE DERIVED OPERAND AND THE MACHINE
STATUS LOADED AS IN THE REGISTER ADDRESSING.
RETURN TAKES PLACE.
MAC ,FALSE,TZERO,CJS & ALU ...ABUS,OP,AND,AND,DA
/ 5

```

R25 ....R5 & DBUS SHONE & STATUS 3000000000000000

TM PS 403

AMF03/29 AMALASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1950. (EMUL  
/ 5 CARRYSEL C280

```

: ENTRY POINT FOR INDIRECT AND INDIRECT INDEXED ADDRESSING
: *****
060A OPDCDSM: MAC ,FALSE,TZERO,CJS & ALU & DBUS SMOKE & BADDRESS OPILL
:
:
: (2) JMP SUB TO SELBIT
: MAC ,FALSE,TZERO,CJS & ALU & DBUS SMOKE & BADDRESS SELBIT
060B
:
: (3) THE DERIVED OPERAND IN R5 IS PLACED IN QREG
: MAC ,,CONT & ALU ,,ABUS,QREG,OR,02 & CCALL & REG ,,,R5
060C
: / 6 DBUS SMOKE
:
: (4) THE MASK IN R8 IS AND'ED WITH THE DERIVED OPERAND IN THE QREG.
: MACHINE STATUS IS LOADED ACCORDING TO THE RESULT
: RETURN TAKES PLACE.
: MAC ,FALSE,TZERO,CJRM & ALU ,,R8,ABUS,HOP,AND,00 & DBUS SMOKE
060D
: R8G ,,,R8 & STATUSPT 0000000000000000
: / 6 CARRYSEL ZERO
: / 6

```

```

: TEST AND SET BIT
: *****
: ENTRY POINT FOR DIRECT AND DIRECT INDEED ADDRESSING
: *****
0008 OPC0350:: MAC ,FALSE,TZERO,CJS & ALU & DBUS SMOKE & BADDRESS OFD01
:
: (2) JUMP SUB TO SELBIT
: MAC ,FALSE,TZERO,CJS & ALU & DBUS SMOKE & BADDRESS SELBIT
0009 :
: (3) THE MASK IN REG IS PLACED IN QREG.
: MAC ,COUNT & ALU ...ABUS.QREG.OR,DB & CEALU & REG ....DB
: / & DBUS SMOKE
0010 :
: (4) THE DERIVED OPERAND IN REG IS AND'ED WITH THE MASK IN QREG. THE MACHINE
: STATUS IS LOADED ACCORDING TO THE RESULT.
: MAC ,STATUS.TZERO,CJS & ALU ...ABUS.MOP.AND,DB & REG ....M5 & DBUS SMOKE
0011 / & STATUS.TZERO,CJS & ALU ...ABUS.MOP.AND,DB & REG ....M5 & DBUS SMOKE
: / & CARRYSEL CIFT.
:
: (5) THE DERIVED OPERANDS IN REGS IS OR'ED WITH THE MASK IN THE QREG. THE RESULT
: IS PLACED IN REGS. JUMP PIPELINE TAKES PLACE TO OSCIPUR
: MAC ...JFF & ALU ...ABUS.MOP.OR,DB & REG ....M5 & CEERO & DBUS SALO
0012 :

```

AMOS/29 ANDAM MICRO ASSEMBLER, V1.0  
 EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EHL)

```

/ & ADDRESS 050ENP0R
-----
SET VARIABLE BIT IN REGISTER
*****
(1) JUMP TAKES PLACE TO REGSELBIT WHICH PROVIDES A MASK IN E80 WHICH
SELECTS THE REQUIRED BIT ACCORDING TO THE CONTENTS OF R1.
OPCODESA: MAC ,FALSE,,ZERO,CJS & ALU & DBUS SHONE & ADDRESS REGSELBIT
0613
(2) THE MASK IN E80 IS ORED WITH THE CONTENTS OF REGISTER GR2, RETURN TAKES
PLACE.
MAC ,FALSE,,ZERO,CNTM & ALU ,,ANUS,RAMP,OR,OR,DA & REG ,,GR2,GR2,R0
C&LU & DBUS SHONE
0614 / &

```

```

0616 TEST VARIABLE BIT IN REGISTER
      .....
ENTRY POINT
      .....
      (1) JUMP SUB TO REGSELBIT (DESCRIBED ABOVE).
0615 OP0CODES: MAC ,FALSE,TZERO,CJS & ALU & DBUS SMOKE & ADDRESS REGSELBIT

      (2) THE NOT OF THE MASK IN REG IS ANDDED WITH THE CONTENTS OF REGISTER GR2
      THE RESULT IS PLACED IN GR2.
      RETURN TAKES PLACE.
      MAC ,FALSE,TZERO,CTRN & ALU ,.ABUS,RAMP,NOTES,NOTES,DA & REG ,.GR2,.GR2,AB
      CEAL0 & DBUS SMOKE
      /
      .....
0616 TEST VARIABLE BIT IN REGISTER
      .....
ENTRY POINT
      .....
      (1) JUMP SUB TO REGSELBIT
0617 OP0CODES: MAC ,FALSE,TZERO,CJS & ALU & DBUS SMOKE & ADDRESS REGSELBIT

```

1 MAY 1961

PAGE 74

ARMOR/20 ANDAM MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE INSTRUCTION SUBSET FOR 1750. (END)

```

(1) THE CONTENTS OF REG ARE ADDED WITH THE MASK IN REG AND MACHINE STATUS
    IS LOADED ACCORDING TO THE RESULT. THE CONTENTS OF REG ARE NOT CHANGED.
    RETURN TAKES PLACE
  
```

```

0010 / 6 MAC .FALSE, ZERO, CTRN & ALU .DUS, AND, AND, AND, DA
    / 6 REG .012, 10 & DUS SHONE & STATIST 300000010000
    / 6 CARRIAGE CTRN
  
```

```

JUMP ON CONDITION
*****
  
```

```

ENTRY POINT FOR DIRECT AND DIRECT INDEED ADDRESSING
*****
  
```

```

(1) JUMP SUB TO P2DIADP. THIS FETCHES THE SECOND WORD OF THE INSTRUCTION
    (THE LABEL) INTO REG AND INDEEDS IT WITH THE CONTENTS OF THE INDEI REGISTER
    IF ONE IS SPECIFIED.
  
```

```

0010 00000000: MAC .FALSE, ZERO, CTRN & ALU & DUS SHONE & ADDRESS P2DIADP
  
```

```

(1) THE CONTENTS OF REG ARE PLACED IN REG.
    MAC .CONT & ALU .NOP, OR, OR, 2A & REG ...ZERO, RB & DUS SALU
    / 6 CTRN
  
```

```

0011 / 6 MAC .CONT & ALU .NOP, OR, OR, 2A & REG ...ZERO, RB & DUS SALU
    / 6 CTRN
  
```

```

(2) THE INSTRUCTION IN REG IS PLACED IN REG.
    MAC .CONT & ALU .DUS, RAMP, OR, OR, 2E & REG ...ZERO, ZERO, R1
    / 6 CTRN & DUS SHONE
  
```

```

0012 / 6 MAC .CONT & ALU .DUS, RAMP, OR, OR, 2E & REG ...ZERO, ZERO, R1
    / 6 CTRN & DUS SHONE
  
```

```

(3) THE INSTRUCTION IS MASKED BY (00000001110000).
    MAC .CONT & ALU .DUS, RAMP, AND, AND, DA & REG ...ZERO, ZERO
    / 6 CTRN & DUS SHONE & STATIST 30240
  
```

```

0013 / 6 MAC .CONT & ALU .DUS, RAMP, AND, AND, DA & REG ...ZERO, ZERO
    / 6 CTRN & DUS SHONE & STATIST 30240
  
```

```

(4) THE CONTENTS OF REG ARE DOWNSHIPPED.
    THE FIRST INSTRUCTION ADDRESS IS PUSHED INTO THE STACK AND THE COUNTER
    IS INCREASED WITH 5.
  
```

```

0014 / 6 MAC .FALSE, ZERO, CTRN & ALU .DUS, RAMP, OR, OR, 2A & REG ...ZERO, ZERO
    / 6 CTRN & DUS SHONE & STATIST 305
  
```

```

(5) REG. DUS GIVES THE CORRECT STATIST FIELD FOR THE DOWNSHIP.
  
```

```

(1) THE CONTENTS OF REG ARE DOWNSHIPPED 7 TIMES CYCLICLY.
  
```

1 MAY 1961

PAGE 75

ARMOR/20 ANDAM MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE INSTRUCTION SUBSET FOR 1750. (END)

```

0015 / 6 MAC .FALSE, COUNT, RPT & ALU .DUS, AND, OR, OR, 2A & REG ...ZERO, ZERO
    / 6 CTRN & STATIST 3000101000000
  
```

```

(7) THE CONTENTS OF THE STATUS REGISTER ARE ADDED WITH THE CONTENTS OF
    REG.
  
```

```

0017 / 6 MAC .CONT & ALU .DUS, NOP, AND, AND, DA & REG ...ZERO, ZERO
    / 6 DUS STATUS & STATIST 3000000100000
  
```

```

(8) THE CONTENTS OF REG ARE PLACED BACK IN REG. RETURN TAKES PLACE IF
    DUS WAS SET.
  
```

```

0020 / 6 MAC .TRUE, DUS, CTRN & ALU .DUS, RAMP, OR, OR, 2E & CTRN & REG ...ZERO, RB
    / 6 DUS SHONE
  
```

```

(3) THE QREG IS LOADED WITH THE CONTENTS OF REG.
    MAC .CONT & ALU .DUS, QREG, OR, OR, 2E & REG ...R2 & CTRN
    / 6 DUS SHONE
  
```

```

0021 / 6 MAC .CONT & ALU .DUS, QREG, OR, OR, 2E & REG ...R2 & CTRN
    / 6 DUS SHONE
  
```

```

(4) THE PC IS LOADED WITH THE CONTENTS OF THE QREG. RETURN TAKES PLACE.
    MAC .FALSE, ZERO, CTRN & ALU .NOP, OR, OR, 2Q & REG ...RB & CTRN
    / 6 DUS SALU
  
```

```

0022 / 6 MAC .FALSE, ZERO, CTRN & ALU .NOP, OR, OR, 2Q & REG ...RB & CTRN
    / 6 DUS SALU
  
```

```

ENTRY POINT FOR INDIRECT OR INDIRECT INDEED ADDRESSING
*****
  
```

```

(6) JUMP SUB TO P2DIADP. THIS FETCHES THE SECOND WORD OF THE INSTRUCTION TO
    REG, INDEEDS IT WITH THE CONTENTS OF AN INDEI REGISTER IF SPECIFIED AND
    OBTAINS AN OPERAND FROM THE RESULTING ADDRESS PLACING IT IN REG.
    THE PROGRAM COUNTER IS INCREMENTED TO TAKE ACCOUNT OF THE TWO WORD INSTRUCTION
    OF COUNTER: MAC .FALSE, ZERO, CTRN & ALU & DUS SHONE & ADDRESS P2DIADP
  
```

```

0023 00000000: MAC .FALSE, ZERO, CTRN & ALU & DUS SHONE & ADDRESS P2DIADP
  
```

```

(2) THE DERIVED OPERAND IN REG IS PLACED IN THE QREG.
    MAC .CONT & ALU .DUS, QREG, OR, OR, 2E & CTRN & REG ...R5
    / 6 DUS SHONE
  
```

```

0024 / 6 MAC .CONT & ALU .DUS, QREG, OR, OR, 2E & CTRN & REG ...R5
    / 6 DUS SHONE
  
```

```

(3) THE QREG CONTENTS ARE PLACED IN REG. JUMP TO JCI TAKES PLACE.
    MAC .JP & ALU .NOP, OR, OR, 2Q & REG ...R2 & CTRN & DUS SALU
    / 6 ADDRESS JCI
  
```

```

0025 / 6 MAC .JP & ALU .NOP, OR, OR, 2Q & REG ...R2 & CTRN & DUS SALU
    / 6 ADDRESS JCI
  
```

```

JUMP TO SUBROUTINE
*****
  
```

```

ENTRY POINT FOR DIRECT OR DIRECT INDEED ADDRESSING
*****
  
```

IM FS 403

1 MAY 1981

PAGE 76

AMDS/79 ANDRAM MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (ENSL)

;(1) JUMP TO PTDIADD. THIS PITCHES THE SECOND WORD OF THE TWO WORD INSTRUCTION  
; INTO ER2. THE RESULT IS THEN INDEXED AT THE CONTENTS OF THE INDEX REGISTER  
; IF SPECIFIED. THE PROGRAM COUNTER CONTENTS ARE INCREMENTED TO TAKE  
; ACCOUNT OF THE TWO WORD INSTRUCTION. AS THE PROGRAM COUNTER WILL ALREADY  
; POINT TO THE NEXT LOCATION AFTER THE CURRENT INSTRUCTION SINCE IT IS  
; INCREMENTED ONCE IN THE PREVIOUS SEQUENCE.

0020 OPCODE75: MAC ,FALSE,TZERO,CJS & ALU & DBUS SNOKE & ADDRESS PTDIADD

0027 / &  
; (2) THE CONTENTS OF ER2 (THE NEW PC VALUE) ARE PLACED IN CR1 (RA).  
; MAC ,CONT & ALU ,.ABUS,RAMT,OR,OR,DZ & RFS ,.CR1,.R2 & CCALU  
; DBUS SNOKE

0028 / &  
; (3) THE CONTENTS OF CR1 (RA) ARE SHIPPED WITH THE CONTENTS OF ER0, RETURN  
; TAKES PLACE.  
; MAC ,FALSE,TZERO,CRTM & ALU ,.ABUS,RAMA,OR,OR,DZ & REG ,.CR1,CR1,NO  
; CREG & CCALU & DBUS SALU

SUBTRACT ONE AND JUMP

ENTRY POINT

0029 OPCODE75: MAC ,FALSE,TZERO,CJS & ALU & DBUS SNOKE & ADDRESS PTDIADD

002A / &  
; (1) THE CONTENTS OF CR1 (RA) ARE DECREMENTED, THE MACHINE STATUS REGISTER  
; IS LOADED ACCORDINGLY.

002B / &  
; MAC ,CONT & ALU ,.R00,.RAMT,SUBR,SUBR,2A & REG ,.CR1,CR1  
; CCALU & DBUS SNOKE & STATSHFT 000000010000 & MACSTEN 000000  
; CARRYSEL CZERO

002C / &  
; (2) RETURN TAKES PLACE IF MACHINE STATUS ZERO IS SET.  
; MAC ,TRUE,M01,CRTM & ALU & DBUS SNOKE & STATSHFT 0000000100100

002D / &  
; (4) THE QREG IS LOADED WITH THE CONTENTS OF ER2.

002E / &  
; MAC ,CONT & ALU ,.ABUS,QREG,OR,OR,DZ & REG ,.R2 & CCALU  
; DBUS SNOKE

002F / &  
; (5) THE PC (ER0) IS LOADED WITH THE CONTENTS OF QREG.

0030 / &  
; RETURN TAKES PLACE.  
; MAC ,FALSE,TZERO,CRTM & ALU ,.R00,OR,OR,2Q & REG ,.R0 & CREG  
; DBUS SALU

1 MAY 1981

PAGE 77

AMDS/79 ANDRAM MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (ENSL)

BRANCH UNCONDITIONALLY

0031 OPCODE74: MAC ,CONT & ALU ,.ABUS,MOP,SUBS,SUBS,DZ & CREG & DBUS SALU

0032 / &  
; (6) THE PROGRAM COUNTER CONTENTS ARE DECREMENTED.  
; MAC ,CONT & ALU ,.ABUS,MOP,SUBS,SUBS,DZ & CREG & DBUS SALU

0033 / &  
; (1) THE CONTENTS OF ER1 IS PLACED IN QREG.  
; MAC ,CONT & ALU ,.ABUS,QREG,OR,OR,DZ & REG ,.R1 & CCALU  
; DBUS SNOKE

0034 / &  
; (2) THE CONTENTS OF QREG ARE MASKED WITH 0000000010000000 BUT NO REGISTERS  
; ARE LOADED.  
; MAC ,CONT & ALU ,.DBUS,MOP,AND,AND,DQ & DBUS SDATA  
; DATINSRT D0120

0035 / &  
; (3) JUMP TO ER1 TAKES PLACE IF THE MASKED BIT WAS SET (IE LSB NOT -6)  
; MAC ,FALSE,ZLSB,CJP & ALU & DBUS SNOKE & ADDRESS BR1

0036 / &  
; (4) CONTINUE KNOWING THAT INSTRUCTION COUNTER RELATIVE OPERAND IS POSITIVE.  
; THE CONTENTS OF QREG ARE MASKED BY (0000000011111111) AND LEFT IN QREG  
; MAC ,CONT & ALU ,.DBUS,QREG,AND,AND,DQ & CCALU & DBUS SDATA  
; DATINSRT D0127

0037 / &  
; (5) THE CONTENTS OF QREG ARE ADDED TO ER0 (PC). RETURN TAKES PLACE.  
; MAC ,FALSE,TZERO,CRTM & ALU ,.ABUS,MOP,ADD,ADD,DQ & CREG  
; REG ,.R0 & DBUS SALU & STATSHFT 000000000000

0038 / &  
; (6) CONTINUE KNOWING THAT THE INSTRUCTION COUNTER RELATIVE OPERAND MUST BE  
; TREATED AS NEGATIVE.  
; THE CONTENTS OF QREG ARE ORED WITH (1111111100000000). THIS CONVERTS THE  
; 8 BIT 2'S COMPLEMENT NEGATIVE NUMBER TO A 16 BIT 2'S COMPLEMENT NEGATIVE  
; NUMBER.  
; MAC ,CONT & ALU ,.DBUS,QREG,OR,OR,DQ & CCALU & DBUS SDATA  
; DATINSRT D05200

0039 / &  
; (7) THE CONTENTS OF QREG ARE ADDED TO THE CONTENTS OF ER0 (PC). RETURN  
; TAKES PLACE.  
; MAC ,FALSE,TZERO,CRTM & ALU ,.ABUS,MOP,ADD,ADD,DQ & DBUS SALU  
; CREG & REG ,.R0 & STATSHFT 000000000000

BRANCH IF EQUAL TO ZERO



1 MAY 1981

PAGE 78

AM05/29 ANDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EWSL)

```

*****
: ENTRY POINT
: *****
:
: (1) THE STATUS REGISTER CONTENTS ARE LOADED INTO THE QREG
0636 OPCODE75: MAC ...CONT & ALU ...DBUS,ORIG,OR,OR,DZ & DBUS SSTATUS & CCALL
: / 6 STATUSBIT 0000000000000000
:
: (2) THE CONTENTS OF THE Q REGISTER ARE MASKED BY (0010000000000000) SO THAT
: ONLY THE ZERO BIT IS LEFT.
0637 MAC ...CONT & ALU ...DBUS,NOP,AND,AND,DQ & DBUS SDATA
: / 6 DATASRT D41528
:
: (3) RETURN TAKES PLACE IF THE BIT WAS ZERO (IF ZMSB IS SET)
0638 MAC ...TRUE,ZMSB,CRTM & ALU & DBUS SNONE
:
: (4) JUMP TO OPCODE74
0639 MAC ...JP & ALU & DBUS SNONE & BADDRESS OPCODE74
:
: BRANCH IF LESS THAN ZERO
: *****
:
: (1) THE STATUS REGISTER CONTENTS ARE LOADED INTO THE QREG.
063A OPCODE76: MAC ...CONT & ALU ...DBUS,QREG,OR,OR,DZ & DBUS SSTATUS & CCALL
: / 6 STATUSBIT 0000000000000000
:
: (2) THE CONTENTS OF THE QREG ARE MASKED WITH (0010000000000000) SO THAT
: ONLY THE NEGATIVE BIT IS LEFT.
063B MAC ...CONT & ALU ...DBUS,NOP,AND,AND,DQ & DBUS SDATA
: / 6 DATASRT D41528
:
: (3) RETURN TAKES PLACE IF THE BIT WAS ZERO (IF ZMSB IS SET.)
063C MAC ...TRUE,ZMSB,CRTM & ALU & DBUS SNONE
:
: (4) JUMP TO OPCODE74
063D MAC ...JP & ALU & DBUS SNONE & BADDRESS OPCODE74
:
: BRANCH IF LESS THAN OR EQUAL TO ZERO
: *****
:
: (1) THE STATUS REGISTER CONTENTS ARE LOADED INTO THE QREG.

```

1 MAY 1981

PAGE 79

AM05/29 ANDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EWSL)

```

:
: (1) THE STATUS REGISTER CONTENTS ARE LOADED INTO THE QREG
063E OPCODE78: MAC ...CONT & ALU ...DBUS,ORIG,OR,OR,DZ & DBUS SSTATUS & CCALL
: / 6 STATUSBIT 0000000000000000
:
: (2) THE CONTENTS OF THE QREG ARE MASKED WITH (0010000000000000) SO THAT
: THE NEGATIVE BIT AND ZERO BIT ARE LEFT.
063F MAC ...CONT & ALU ...DBUS,NOP,AND,AND,DQ & DBUS SDATA
: / 6 DATASRT D41528
:
: (3) RETURN TAKES PLACE IF BOTH THE BITS WERE ZERO (IF ZMSB IS SET.)
0640 AC ...TRUE,ZMSB,CRTM & ALU & DBUS SNONE
:
: (4) JUMP TO OPCODE74
0641 MAC ...JP & ALU & DBUS SNONE & BADDRESS OPCODE74
:
: BRANCH IF GREATER THAN ZERO
: *****
:
: (1) THE STATUS REGISTER CONTENTS ARE LOADED INTO THE QREG.
0642 OPCODE79: MAC ...CONT & ALU ...DBUS,QREG,OR,OR,DZ & DBUS SSTATUS & CCALL
: / 6 STATUSBIT 0000000000000000
:
: (2) THE CONTENTS OF THE QREG ARE MASKED WITH (0100000000000000) TO, LEAVE
: ONLY THE POSITIVE BIT.
0643 MAC ...CONT & ALU ...DBUS,NOP,AND,AND,DQ & DBUS SDATA
: / 6 DATASRT D41528
:
: (3) RETURN TAKES PLACE IF THE POSITIVE BIT WAS NOT SET. (IF ZMSB WAS SET)
0644 MAC ...TRUE,ZMSB,CRTM & ALU & DBUS SNONE
:
: (4) JUMP TO OPCODE74
0645 MAC ...JP & ALU & DBUS SNONE & BADDRESS OPCODE74
:
: BRANCH IF NOT EQUAL TO ZERO
: *****
:
: (1) THE STATUS REGISTER CONTENTS ARE LOADED INTO THE QREG.
0646 OPCODE7A: MAC ...CONT & ALU ...DBUS,QREG,OR,OR,DZ & DBUS SSTATUS & CCALL
: / 6 STATUSBIT 0000000000000000
:
: (2) THE CONTENTS OF THE QREG ARE MASKED WITH (0101000000000000) SO THAT
: THE NEGATIVE AND POSITIVE BITS ARE LEFT.
0647 MAC ...CONT & ALU ...DBUS,NOP,AND,AND,DQ & DBUS SDATA

```

TM FS 303

1 MAY 1961

PAGE 88

AMD3200 MICRO ASSEMBLER, V1.0  
 EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMUL

/ & DATINSTR D029400  
 0040 (3) RETURN TAKES PLACE IF NEITHER OF THESE TWO BITS WERE SET. IE ZMSB IS SET.  
 MAC ,TRUE,ZMSB,CEN & ALU & DBUS SMOKE  
 0040 (4) JUMP TO OPCODE74  
 MAC ,...JP & ALU & DBUS SMOKE & BADDRESS OPCODE74

BRANCH IF GREATER THAN OR EQUAL TO ZERO  
 .....  
 (1) THE CONTENTS OF THE STATUS REGISTER ARE LOADED INTO THE QREG.  
 0040 OPCODE70: MAC ,...CONT & ALU ,DBUS,QREG,OR,OR,DZ & CALU & DBUS STATUS  
 / & STATSHRT D000000100000

(2) THE CONTENTS OF THE QREG ARE MASKED BY (0110000000000000) SO THAT  
 ONLY THE POSITIVE AND ZERO BITS ARE LEFT.  
 0040 MAC ,...CONT & ALU ,DBUS,NOP,AND,AND,DQ & DBUS SDATA  
 / & DATINSTR D024370

(3) RETURN TAKES PLACE IF BOTH BITS WERE ZERO. IE ZMSB IS SET.  
 0040 MAC ,TRUE,ZMSB,CEN & ALU & DBUS SMOKE

(4) JUMP TO OPCODE74  
 MAC ,...JP & ALU & DBUS SMOKE & BADDRESS OPCODE74

THIS IS THE END OF THE EMULATION SEQUENCES.

END

REFERENCES

<u>No.</u>	<u>Author</u>	<u>Title, etc</u>
1	USAF	MIL-STD-1750 Airborne computer instruction set architecture. 21 June 1979, Washington DC 20360, 1 March 1980
2	A.A. Callaway S.J. Shrimpton	RAE contract with the USAF MIL-STD-1750 instruction set architecture standardisation programme. RAE Technical Memorandum FS 286 (1979)
3	Advanced Micro Devices	The 8080 microprocessor
4	Advanced Micro Computers	A 16-bit microcomputer system. Specification 8080

REPORTS AND DOCUMENTS AVAILABLE  
FROM THE NATIONAL AERONAUTICS AND SPACE  
ADMINISTRATION

Fig 1





Fig 1

Fig 2






Fig 3

Fig 4




Fig 4




Fig 5



Fig 6





Fig 6

MIL-STD-1750  
MK1A HARDWARE  
CPU BOARD 1  
SHEET 4 OF 9

*R. J. Thompson* AUC(6)/F55

Fig 7

TM 15-403



**Fig 8**




Fig 8

**Fig 9**





Fig 10






Fig 11

Fig 12




Fig 12

Fig 13






Fig 13



Fig 14





MIL-STD-1750  
MK 1A HARDWARE  
CPU BOARD 2  
SHEET 5 OF 8

Fig 16

Fig 17




Fig 18




Fig 18

Fig 10




Fig 20




Fig 20




Fig 21

Fig 21



Fig 22




Fig 22




Fig 23

Fig 24




Fig 24





Fig 25

Fig 26






Fig 28




fig 28




Fig 29



# REPORT DOCUMENTATION PAGE

Overall security classification of this page

UNCLASSIFIED

As far as possible this page should contain only unclassified information. If it is necessary to enter classified information, the box above must be marked to indicate the classification, e.g. Restricted, Confidential or Secret.

1. DRIC Reference (to be added by DRIC)	2. Originator's Reference RAE TM FS 403	3. Agency Reference N/A	4. Report Security Classification/Marking UNCLASSIFIED		
5. DRIC Code for Originator 7673000W		6. Originator (Corporate Author) Name and Location Royal Aircraft Establishment, Farnborough, Hants, UK			
5a. Sponsoring Agency's Code N/A		6a. Sponsoring Agency (Contract Authority) Name and Location N/A			
7. Title An implementation of Mil-Std-1750 airborne computer instruction set architecture					
7a. (For Translations) Title in Foreign Language					
7b. (For Conference Papers) Title, Place and Date of Conference					
8. Author 1. Surname, Initials Shrimpton, S.J.	9a. Author 2	9b. Authors 3, 4 ....		10. Date May 1981	Pages 149
				Refs. 4	
11. Contract Number N/A	12. Period N/A	13. Project		14. Other Reference Nos.	
15. Distribution statement (a) Controlled by – (b) Special limitations (if any) –					
16. Descriptors (Keywords) (Descriptors marked * are selected from TEST) Bit slice. Mil-Std-1750.					
17. Abstract  This Memorandum describes the design of a processor implementing the Mil-Std-1750 Airborne Computer Instruction Set Architecture, using Advanced Micro Devices 2901 bit-slice microprocessor devices. The aspects of the hardware design and microcode specific to Mil-Std-1750 are discussed and reviewed in the light of the experience gained. A full listing of the AMD 'AMDASM' micro assembler definition file and microcode source text is included, together with full hardware documentation.					

FS910/